AMD Sempron 3000+ Processor CPU Datasheet

AMD Sempron 3000+ Processor CPU Datasheet

AMD Sempron™ Processor Product Data Sheet • Compatible with Existing 32-Bit Code Base – Including support for SSE, SSE2, SSE3*, MMX™, 3DNow!™ technology and legacy x86 instructions 754-Pin Package Specific Features *SSE3 supported by Rev. E and later processors • Refer to the AMD Functional Data Sheet, – Runs existing operating systems and drivers 754-Pin Package, order# 31410, for functional, – Local APIC on-chip electrical, and mechanical details of 754-pin • AMD64 Technology package processors. (Supported by Rev. E3 and later processors) • Packaging – AMD64 technology instruction set extensions – 754-pin lidded micro PGA – 64-bit integer registers, 48-bit virtual addresses, – 1.27-mm pin pitch 40-bit physical addresses – 29x29-row pin array – Eight additional 64-bit integer registers (16 total) – 40mm x 40mm organic substrate – Eight additional 128-bit SSE registers (16 total) – Organic C4 die attach • 64-Kbyte 2-Way Associative ECC-Protected • Integrated Memory Controller L1 Data Cache – Low-latency, high-bandwidth – Two 64-bit operations per cycle, 3-cycle latency – 72-bit DDR SDRAM at 100, 133, 166, and 200 MHz • 64-Kbyte 2-Way Associative Parity-Protected – Supports up to three unbuffered DIMMs L1 Instruction Cache – ECC checking with double-bit detect and single-bit correct • 128-Kbyte 16-Way Associative ECC-Protected L2 Cache • Electrical Interfaces – Exclusive cache architecture—storage in addition – HyperTransport™ technology: LVDS-like to L1 caches differential, unidirectional • Machine Check Architecture – DDR SDRAM: SSTL_2 per JEDEC specification – Includes hardware scrubbing of major – Clock, reset, and test signals also use DDR ECC-protected arrays SDRAM-like electrical specifications • Power Management – Multiple low-power states – System Management Mode (SMM) – ACPI-compliant, including support for processor performance states • HyperTransport™ Technology to I/O Devices – One 16-bit link supporting speeds up to 800 MHz (1600 MT/s) or 3.2 Gigabytes/s in each direction Publication # 31805 Revision: 3.05 Issue Date: September 2006 Advanced Micro Devices.

View Full Text

Details

  • File Type
    pdf
  • Upload Time
    -
  • Content Languages
    English
  • Upload User
    Anonymous/Not logged-in
  • File Pages
    1 Page
  • File Size
    -

Download

Channel Download Status
Express Download Enable

Copyright

We respect the copyrights and intellectual property rights of all users. All uploaded documents are either original works of the uploader or authorized works of the rightful owners.

  • Not to be reproduced or distributed without explicit permission.
  • Not used for commercial purposes outside of approved use cases.
  • Not used to infringe on the rights of the original creators.
  • If you believe any content infringes your copyright, please contact us immediately.

Support

For help with questions, suggestions, or problems, please contact us