WARANGAL TIME TABLE M.TECH I Year II SEMESTER EXAMINATION CENTRE: KAKATIYA INSTITUTE of TECHNOLOGY and SCIENCE, WARANGAL

WARANGAL TIME TABLE M.TECH I Year II SEMESTER EXAMINATION CENTRE: KAKATIYA INSTITUTE of TECHNOLOGY and SCIENCE, WARANGAL

KAKATIYA UNIVERSITY: WARANGAL TIME TABLE M.TECH I Year II SEMESTER EXAMINATION CENTRE: KAKATIYA INSTITUTE OF TECHNOLOGY AND SCIENCE, WARANGAL. a) Kakatiya Institute of Technology and Science, Warangal b) Warangal Institute of Technology & Science, Oorugonda, Warangal c) Chaitanya Institute of Technology & Science, Madikonda, Warangal d) Vinuthna Institute of Technology & Science, Hasanparthy e) KU College of Engineering & Technology, KU Campus TIME:: 10.00 am to 01.00 pm Structural & Design Digital Software VLSI & Embedded Date & Day Construction Engineering CAD/CAM Computer Science VLSI Systems Power Electronics Communication Engineering System Design Engineering and Engineering Design 31-07-2014 Theory of +Finite Element +Finite Element Java & Web Mixed Signal Hardware software Power Electronic Coding Theory Advanced DBMS Thursday Elasticity and Analysis Analysis Technology Design Co Design Control of AC Plasticity Drives Advanced Information 02-08-2014 Design of Computer Communication Advanced Data @VLSI Physical @VLSI Physical Microprocessor and Mechanism Systems & Saturday Bridges Integrated System Modeling Mining Design Design Microcontroller Design & analysis Auditing Manufacturing -Advanced -Advanced Multimedia Soft Computing Embedded System Digital Image Flexible AC 04-08-2014 Seismic Analysis Materials Science Materials Communications & Real Time Systems Modeling, Synthesis Processing Transmission Monday of Structures and Engineering Science and System Design and Verification Systems (FACTS) Engineering Construction 06-08-2014 *Automation & *Automation & Digital Image Software Quality $Low power VLSI $Low power VLSI Neural and Fuzzy Planning and Software Wednesday Robotics Robotics Processing Assurance & Design Design Systems Management Architecture Testing ELECTIVE – II ELECTIVE – II Production and a) DSP Processors b)Object Oriented 0Design for 0Design for ELECTIVE – III Software Quality 08-08-2014 Personal MEMS & Nano operations b) Satelite Analysis and Design Testability Testability Power Quality Assurance & Friday Management Technology Management Communication Testing c)Radar Signal Processing ELECTIVE –II ELECTIVE – II ELECTIVE – II ELECTIVE –III ELECTIVE – II ELECTIVE –III ELECTIVE – II ELECTIVE – II ELECTIVE – IV b) Design of a) Fault Diagnosis c) Flexible a) Adaptive Signal a) Data Mining & a) Cloud Computing +(b)CPLD & FPGA, +(b)CPLD & FPGA, a)Reliability 11-08-2014 special Structures of Machines manufacturing Processing Data Warehousing c)Information Architectures and Architectures and Engineering Monday c) Legal Issues in System b) Wireless & Retrival Systems Applications Applications Embedded Systems Construction Mobile c) Cellulor and c) Embeded d) Financial Communications Mobile Systems Management Communication CONTROLLER OF EXAMINATIONS Note: - Any Omission or Clash in the Time-Table may kindly be intimated to the Controller of Examination, K.U., Warangal, immediately. .

View Full Text

Details

  • File Type
    pdf
  • Upload Time
    -
  • Content Languages
    English
  • Upload User
    Anonymous/Not logged-in
  • File Pages
    1 Page
  • File Size
    -

Download

Channel Download Status
Express Download Enable

Copyright

We respect the copyrights and intellectual property rights of all users. All uploaded documents are either original works of the uploader or authorized works of the rightful owners.

  • Not to be reproduced or distributed without explicit permission.
  • Not used for commercial purposes outside of approved use cases.
  • Not used to infringe on the rights of the original creators.
  • If you believe any content infringes your copyright, please contact us immediately.

Support

For help with questions, suggestions, or problems, please contact us