Bibliography [1] D. Abramson and G. Egan: "The RMIT Data Flow Computer, a Hybrid Architecture" in Computer Journal, Vol. 33, No.3 (Special Issue, June 1990), pp/230-240. [2] E. Abreu et al.: "The APx Accelerator" in Proceedings of the 2nd Symposium on the Frontiers of Massively Parallel Computation, 1988, pp/413-417. [3] Z. Abuhamadeh: "The GAM II Pyramid" in Proceedings of the 2nd Symposium on the Frontiers of Massively Parallel Computation,1988, pp/443-448. [4] A. Agarwal et al.: "The MIT Alewife Machine: A Large-Scale Distributed-Memory Mul­ tiprocessor" in Workshop on Scalable Shared-Memory Multiprocessors, Seattle, June 1990, published by Kluwer Academic Publishers. [5] H. Aiso, K. Sakamura and T. Ichikawa: "A Multi-Microprocessor Architecture for Asso­ ciative Processing of Image Data" in M. Onoe, K. Preston, Jr. and A. Rosenfeld (Eds.): "Real Time/Parallel Computers," , Plenum Press, 1981, pp/203-217. [6] D. L. Allen et al.: "MUSE: A Wafer Scale Systolic DSP" in Proceedings of the Inter­ national Conference on Wafer Scale Integration, 1990, pp/27-35. [7] G. S. Almasi: "Overview of Parallel Processing" in Parallel Computing, Vol. 2 (1985), pp/191-203. [8] G. S. Almasi and A. Gottlieb: "Highly Parallel Computing," Benjamin/Cummings, 1989. [9] M. Amamiya et al.: "Implementation and Evaluation of a List Processing Oriented Dataflow Machine" in Proceedings of the 13th Annual International Symposium on Computer Architecture, 1986, pp/10-19. [10] H. Amano et al.: "(SM)2_II - A New Version of the Sparse Matrix Solving Machine" in 12th Annual International Symposium on Computer Architecture, 1983, pp/1OQ-107. [11] AMETEK Computer Research: "AMETEK Series 2010 Multicomputer" in Proceedings of the Third Conference on Hypercube Concurrent Computers and Applications, 1988, Vol. I, pp/836-839. [12] J. M. Anderson et al: "The Architecture of FAIM-1" in IEEE Computer, Vol. 20, No.1 (January 1987), pp/55-65. [13] J. P. Anderson et al.: "D825: A Multiple Computer System for Command and Con­ trol" in AFIPS Conference Proceedings, Vo1.22, 1962 Fall Joint Computer Conference, Spartan Books, pp/86-96. Reprinted in [43], pp/447-455. [14] M. Annaratone et al.: "The Warp Computer: Architecture, Implementation and Per­ formance" in IEEE Transactions on Computers, Vol. C-36, No. 12 (December 1987), pp/1523-1538. [15] M. Annaratone and R. Riihl: "Performance Measurements on a Commercial Multipro­ cessor Running Parallel Code" in Proceeding of the 16th Annual International Sympo­ sium on Computer Architecture, 1989, pp/307-314. [16] M. Annaratone et al.: "The K2 Parallel Processor: Architecture and Hardware Imple­ mentation" in Proceedings of the 17th Annual International Symposium on Computer Architecture, 1990, pp/92-103. 123 124 Bibliography [17J M. Annaratone et al.: "Architecture, Implementation and System Software of K2" in A. Bode (Ed.): Distributed Memory Computing, Proceeding of the 2nd European Conference, EDMCC2, 1991, pp/473-484. [18J E. Appiani et al.: "EMMA 2 - An Industry Developed Hierarchical Multiprocessor for Very High Performance Signal Processing" in Proceeding's of the 1st International Conference on Supercomputing Systems, 1985, pp/310-319. [19J ARCHIPEL, "VOLVOX MACHINES OVERVIEW" Archipel, 24, boulevard de I'Hopital - 75005 Paris, France. [20J R. Arlauskas: "iPSC/2 System: A Second Generation Hypercube" in Proceedings of the Third Conference on Hypercube Concurrent Computers and Applications, 1988, Vol. I, pp/38-42. [21J C. V. W. Armstrong and E. T. Fathi: "A Fault-Tolerant Multimicroprocessor-Based Computer System for Space-Based Signal Processing" in IEEE Micro, Vol. 4, No. 6 (December 1984), pp/54-65. [22J Arvind and R. A. Iannucci: "A Critique of Multiprocessing von Neumann Style" in 10th Annual International Symposium on Computer Architecture, 1983, pp/426-436. [23J K. Asanovic and J. R. Chapman: "Spoken Natural Language Understanding as a Paral­ lel Application" in C. R. Jesshope and K. D. Reinartz (Eds.): CONPAR 88, Cambridge University Press, 1989, pp/508-515. [24J P. J. Ashenden, C. J. Barker and C. D. Marlin: "The Leopard Workstation Project" in Computer Architecture News, Vol. 15, No.4 (September 1987), pp/40-51. [25J P. M. Athanas and H. F. Silverman: "Armstrong II: A Loosely Coupled Multiprocessor with a Reconfigurable Communications Architecture" in Proceedings of the 5th Inter­ national Parallel Processing Symposium, 1991, pp/385-388. [26J W. C. Athas and C. L. Seitz: "Multicomputers: Message Passing Concurrent Comput­ ers" in IEEE Computer, Vol. 21, No.8 (August 1988), pp/9-24. [27J R. R. Atkinson and E. M. McCreight: "The Dragon Processor" in Computer Architec­ ture News, Vol. 15, No.5 (October 1987), pp/65-69. [28J T. Baba, K. Ishikawa and K. Okuda: "A Two-Level Microprogrammed Multiprocessor Computer with Non-Numeric Functions" in IEEE Transactions on Computers, Vol. C- 31, No. 12 (December 1982), pp/1l42-1156. [29J R. G. Babb II (Ed.): "Programming Parallel Processors," Addison-Wesley, 1988. [30J J.-1. Baer: "Whither a Taxonomy of Computer Systems" in IEEE International Work­ shop on Computer Systems Organization, 1983, pp/3-9. [31J A. F. Bakker et al.: "A Special Purpose Computer for Molecular Dynamics Computa­ tion" in Journal of Computational Physics, Vol. 90, No.2 (October 1990), pp/313-335. [32J J. Ballam: "Future Plans For HEP Computing in the U.S." in L. O. Hertzberger and W. Hoogland (Eds.): Proceedings of the Conference on Computing in High Energy Physics, North-Holland 1986, pp/146-164. [33J J.-L. Basille et al.: "A Typical Propagation Algorithm on the Line Processor SY.MP.A.T.I.: The Regional Labeling" in K. Preston, Jr. and L. Uhr (Eds.): "Multi­ computers and Image Processing, Algorithms and Programs," Academic Press, 1982, pp/99-110. [34J F. Baskett, T. Jermoluk and D. Solomon: "The 4D-MP Graphics Superworkstation: Computing + Graphics = 40MIPS + 40MFLOPS and 100,000 Lighted Polygons per Second" in Spring COMPCON '88, pp/468-471. [35J H. B. Baskin, B. R. Borgerson and R. Roberts: "PRIME: A Modular Architecture for Terminal Oriented Systems" in AFIPS Conference Proceedings, Vol. 40, 1972 Spring Joint Computer Conference, pp/431-437. [36J K. E. Batcher: "The Massively Parallel Processor System Overview" in J. L. Potter (Ed.): "The Massively Parallel Processor," MIT Press, 1985, pp/142-149. [37J A. Bauch, R. Braam and E. Maele: "DAMP - A Dynamic Reconfigurable Multipro­ cessor System with a Distributed Switching Network" in A. Bode (ed.): Distributed Memory Computing, Proceeding of the 2nd European Conference, EDMCC2, 1991, pp/495-504. Bibliography 125 [38] A. Bauch et al.: "The Software-Monitor DELTA-T and Its Use for Performance Mea­ surements of Some Farming Variants on the Multi-Mansputer System DAMP" in L. Bouge et al. (Eds.): Proceedings of Parallel Processing CONPAR 92 - VAPP V, Springer-Verlag LNCS 634, pp/67-78. [39] BBN Advanced Computers Inc.: "Parallel Computing: Past, Present and Future", BBN, November 1990. [40] M. S. Beckerman: "IBM 3090" in R. G. Babb II (Ed.) : "Programming Parallel Pro­ cessors," Addison-Wesley, 1988, pp/93-103. [41] J. Beetem, M. Dennea and D. Weingarten: "The GFll Supercomputer" in Proceedings of the 12th Annual International Symposium on Computer Architecture, 1985, pp/108- 115. [42] G. Bell: "Ultracomputers: A Teraflop Before Its Time" in Communication of the ACM, Vol. 35, No.8 (August 1992), pp/27--47. [43] G. Bell and A. Newell: "Computer Structures: Readings and Examples," McGraw-Hill, 1971. [44] M. Beltrametti, K. Bobey and J. R. Zorbas: "The Control Mechanism of the Myrias Parallel Computer System" in Computer Architecture News, Vol. 16, No.4 (September 1988), pp/21-30. [45] R. Berger et al.: "The Lincoln Programmable Image Processing Wafer" in Proceedings of the International Conference on Wafer Scale Integration, 1990, pp/20-26. [46] V. P. Bhaktar: "Parallel Computing: An Indian Perspective" in H. Burkhart (Ed.): CONPAR '90 - VAPP IV, Springer-Verlag LNCS 457, pp/1O-25. [47] L. N. Bhuyan and D. P. Agrawal: "Design and Performance of Generalized Intercon­ nection Networks" in IEEE Transaction on Computers, Vol. C-32, No. 12 (December 1983), pp/l081-1089. [48] W. Bibel et al.:"Parallel Inference Machines" in P. Treleaven and M. Vanneschi (Eds.): "Future Parallel Computers," Springer-Verlag LNCS 272, 1987, pp/185-226. [49] L. Bic and R. L. Hartmann: "AGM: A Dataflow Database Machine" in ACM Transac­ tion on Database Systems, Vol. 14, No.1 (March 1989), pp/114-146. [50] L. Bic: "AGM: The Irvine Dataflow Database Machine" in V. M. Milutinovic (Ed.): "High Level Language Computer Architecture," Computer Science Press, 1989, pp/387- 412. [51] J. R. Biel et al.: "The ACP Cooperative Processes User's Manual" Fermilab Computing Division, DOcument #GA0006, NOv. 1990. [52] E. BinagJi et al.: "HCRC - Parallel Computer - A Massively Parallel Combined Ar­ chitecture Supercomputer" in Microprocessing and Microprogramming, Vol. 25, No. 1-5 (January 1989), pp/287-292. [53] R. Bisiani: "The Harpy Machine: A Data Structure Oriented Architecture" in Papers of the 5th Workshop on Computer Architecture for Non-Numeric Processing, ACM Press, pp/128-136. [54] R. Bisiani and M. Ravishankar: "PLUS: A Distributed Shared-Memory System" in Proceedings of the 17th Annual International Symposium on Computer Architecture, 1990, pp/115-124. [55] R. Bisiani and M. Ravishankar: "Local Area Memory in PLUS" in M. Dubois and S. S. Thakker (Eds.): "Scalable Shared Memory Multiprocessors," Kluwer Academic Publishers, 1992, pp/301-311. [56] T. Blank: "The MasPar MP-l Architecture" in Proceedings of the IEEE COMPCON Spring '90, pp/20-24. [57] R. BlaSko: "Highly-Parallel Computation Model and Machine for Logic Programming" inDo J. Evans, G. R. Joubert and F. J. Peters (Eds.): Proceedings of Parallel Computing 89, North-Holland, 1990, pp/541-546. [58] D. W. Blevins et al.: "BLITZEN: A Highly Integrated Massively Parallel Machine" in Proceedings of the 2nd Symposium on the Frontiers of Massively Parallel Computation, pp/399-406.