Benchmarking Communication Systems 1

Total Page:16

File Type:pdf, Size:1020Kb

Benchmarking Communication Systems 1 ATLAS DAQ Note 77 18 Sept 1997 R.K.Bo ck, A.Bogaerts, R. Hauser, C. Hortnagl, K. Koski, P.Werner, A.Guglielmi, O.Orel 1 Benchmarking Communication Systems 1 Intro duction Following the market trend of high-p erformance computing towards parallel systems available at decreasing cost, we b elieve that there is a nite chance that muchor mayb e all of the computing load of level-2 triggers in ATLAS, and certainly all of level 3, can b e executed in a farm constituted by commercial parallel systems. The computer p erformance evaluation of systems use, among other criteria, results of b enchmarking, viz. measured execution times obtained by running a representative job mix, usually without investing substantial e ort in optimising for the system at hand. In order to assess, how far parallel systems can con- tribute to our trigger problem solution, we have designed a comparatively naive set of application-indep endent communication benchmarks; they are do cumented in ATLAS DAQ notes 48 and 61. The results are, in rst instance, large tables of measured communication times. Our goal was to derive from these detailed results several basic communication parameters. They include obvious ones like bandwidth, but also various overheads asso ciated to switching technologies or arising from interfacing to op erating sys- tems, and measures of trac interference. We will eventually use these parameters for comparing di erent system p ossibilities, in particular as input to detailed and full-scale ATLAS mo delling. While not replacing more detailed b enchmarking of applications, they do give more useful information than the combination of CPU b enchmarks with bandwidth numb ers. The tested systems include a numb er of di erent architectures from clusters of workstations to tightly coupled massively parallel systems. We also included the technologies that were prominent in the ATLAS demonstrator program, SCI and ATM. The b enchmark package includes versions for many di erent communication technologies and programming interfaces, such as shared memory, MPI, Digital's Memory Channel, Cray T3E Shared memory API and Meiko CS-2. 2 Description of the b enchmarks To assess the p erformance of a numb er of commercially available parallel systems, we de ned a set of abstract basic communication b enchmarks, which are not sp eci c to our application. We also added two more application-oriented b enchmarks, which represent much simpli ed versions of the currently prop osed second-level trigger solutions [2]. All abstract basic b enchmarks are executed for a varying numb er of packet sizes (minimum, 64, 256, 1024) and a varying numb er of pro cessors where applicable (2, 4, 8, 16, 32, 64). Packet sizes are restricted to those exp ected in our application, although some implementations have scanned a wider parameter space. 1 Submitted, in mo di ed form, to Paral lel Computing 1 A more detailed de nition of the b enchmarks can b e found in CERN ATLAS 2 3 do cuments . An example implementation in C is also available from a web site . Default implementations for MPI and shared memory are available, and the software has also b een adapted to several low-level libraries from di erentvendors, including Cray T3E, Meiko CS2 and Digital's Memory Channel. The following b enchmark programs have b een used (N is the total number of no des): Ping-pong One no de sends data to another no de, and waits for the data to b e sent back. The b enchmark measures the round-trip time. Two-way Both no des are sending and receiving data simultaneously. Al l-to-al l All no des are sending to each other simultaneously. Increasing the number of no des in the system increases the overall throughput. Pairs N=2 no des send to N=2 receivers one-directionally. Outfarming and Broadcast For outfarming one no de sends packets to N 1 receivers, while broadcast uses hardware broadcast, if present. Thus in outfarming the data could be di erent in each send, whereas broadcast sends always the same data. Funnel and Push-farm In the funnel b enchmark N 1 senders send data to one receiver. The push-farm representsatyp e of communication, in which the data is sent from N 1 no des to one receiver, much the same wayasinthe funnel. The di erence is that in the push-farm b enchmark additional computing cycles can be included; the computing represents analysis of these measurements, and we execute dummy co de lasting 0, 100, 400 or 1600 microseconds. Each time b efore the computing cycle is started, the request for the next data item has b een issued, allowing overlap of computing and communication. Pul l-farm Pul l-farm represents a typ e of communication, in which rst a control message (64 bytes) is sent from the receiver to N 1 senders, and subsequently an amount of data (1024 bytes) is received back from each sender. Computing cycles can b e included the same wayasin push-farm. A graphical representation of the b enchmark top ologies is given in Figure 1. Of particular relevance to our application are the b enchmarks ping-pong, pairs, push-farm and pul l-farm. The latter twoobviously have b een sp eci cally designed to corresp ond to communication patterns typical for our application. Ping-pong tests the request-acknowledge cycle, which is needed in several kinds of transmis- sions. The pairs b enchmark tests one-way communication p erformance from p oint to p oint, whichischaracteristic for communication without need for acknowledge- ment. 2 http://atlasinfo.cern.ch/Atlas/GROUPS/DAQTRIG/NOTES/note61/rudi.ps.Z, DAQ 48.ps.Z http://atlasinfo.cern.ch/Atlas/GROUPS/DAQTRIG/NOTES/note48/ATLAS 3 http://www.cern.ch/RD11/comb ench/comb ench.tar.Z 2 Ping-pong Two-way Outfarming and Broadcast All-to-all Pairs ∆d ∆d Funnel Push-farm Pull-farm Figure 1: A graphical representation of the communication b enchmarks. The dot indicates, which time is measured. 3 Implementation The b enchmarks have b een implemented in di erent technologies by designing a separate intermediate layer for each technology, as illustrated in Figure 2. This layer contains the message passing routines, such as sending and receiving the message, initialisation, cleaning up and broadcasting. The routines include non-blo cking send and receive op erations. By using this kind of layered approach, the p orting of the b enchmarks has b een made more straightforward. When implementing a version for a new technology, only the intermediate layer has to b e changed. Since two di erentATM libraries were used, also two di erent implementations of the low level interface had to b e programmed for that particular technology. Since the application programming interface in di erentATM hardware, for example, is usually proprietary, the interface has to b e implemented separately for each system. The push-farm and pul l-farm results for ATM, use sp eci c trac generators as data sources. Additionally, the programs used in these measurements di er slightly from the other b enchmarks. 45 The b enchmarks for Mercury RACEway system have b een designed by using 6 the PeakWare to olkit , previously known as CapCASE [14]. 4 RACE is a registered trademark of Mercury Computer Systems,Inc. 5 http://www.mc.com/Technical bulletins/mtb4smp-race/smp-v-race.html 6 PeakWare is a trademark of MATRA SYSTEMES & INFORMATION 3 write once ATLAS communication benchmarks per application write once low level interface per technology MPI various SCI ATM shared communication memory MEMORY CHANNEL hardware Figure 2: The structure of the b enchmark implementation. The low level interface has b een programmed separately for each technology. 4 Platforms The measurements have b een done in a numb er of technologies: 7 Scalable CoherentInterface (SCI) on a RIO2 8061 emb edded pro cessor b oard using the LynxOS op erating system, on PC under LINUX, and on Digital Alphas under Digital UNIX Digital Memory Channel connecting Digital Alphas Asynchronous Transfer Mo de (ATM), on RIO2 (and RTPC) emb edded pro- cessor b oards, with the LynxOS op erating system, on PC-s under Windows NT, and on Digital Alphas under Digital UNIX Cray T3E Shared memory Application Programming Interface Raceway Bus, using a Matra Systemes & Information PeakWare to olkit T9000 using IEEE 1355 DS Links (GPMIMD) Meiko CS-2 communication library In addition, shared memory and Message Passing Interface (MPI) have b een used in multiple systems, as opp osed to lower-level API-s. Shared memory has b een b enchmarked in Digital 8400, Silicon Graphics Challenge and Origin systems. The tested MPI platforms include shared memory multipro cessors, such as Digital 8400 system and Silicon Graphics Challenge, clusters, such as Digital's Memory Channel, and conventional distributed memory systems, such as IBM SP2, Cray T3E and Meiko CS-2. We will here describ e more in detail the test pro cedure of three of these tech- nologies: Digital's Memory Channel, SCI and ATM. 4.1 Memory Channel 8 [5] is a proprietary network technology from Digital Equipment Memory Channel Corp oration, is commercially targeted as inter-no de transp ort medium in Digital 7 http://www.ces.ch/Pro ducts/Pro ducts.html 8 Memory Channel is a registered trademark of Digital Equipment Corp oration 4 AlphaStation 200 4/166 AlphaStation 200 4/166 AlphaServer 4000 5/300 AlphaStation 200 4/166 MEMORY CHANNEL hub AlphaStation 200 4/166 Figure 3: Con guration in the Memory Channel tests. Later an AlphaStation 500 system was added into the con guration replacing one of the older stations.
Recommended publications
  • Validated Products List, 1995 No. 3: Programming Languages, Database
    NISTIR 5693 (Supersedes NISTIR 5629) VALIDATED PRODUCTS LIST Volume 1 1995 No. 3 Programming Languages Database Language SQL Graphics POSIX Computer Security Judy B. Kailey Product Data - IGES Editor U.S. DEPARTMENT OF COMMERCE Technology Administration National Institute of Standards and Technology Computer Systems Laboratory Software Standards Validation Group Gaithersburg, MD 20899 July 1995 QC 100 NIST .056 NO. 5693 1995 NISTIR 5693 (Supersedes NISTIR 5629) VALIDATED PRODUCTS LIST Volume 1 1995 No. 3 Programming Languages Database Language SQL Graphics POSIX Computer Security Judy B. Kailey Product Data - IGES Editor U.S. DEPARTMENT OF COMMERCE Technology Administration National Institute of Standards and Technology Computer Systems Laboratory Software Standards Validation Group Gaithersburg, MD 20899 July 1995 (Supersedes April 1995 issue) U.S. DEPARTMENT OF COMMERCE Ronald H. Brown, Secretary TECHNOLOGY ADMINISTRATION Mary L. Good, Under Secretary for Technology NATIONAL INSTITUTE OF STANDARDS AND TECHNOLOGY Arati Prabhakar, Director FOREWORD The Validated Products List (VPL) identifies information technology products that have been tested for conformance to Federal Information Processing Standards (FIPS) in accordance with Computer Systems Laboratory (CSL) conformance testing procedures, and have a current validation certificate or registered test report. The VPL also contains information about the organizations, test methods and procedures that support the validation programs for the FIPS identified in this document. The VPL includes computer language processors for programming languages COBOL, Fortran, Ada, Pascal, C, M[UMPS], and database language SQL; computer graphic implementations for GKS, COM, PHIGS, and Raster Graphics; operating system implementations for POSIX; Open Systems Interconnection implementations; and computer security implementations for DES, MAC and Key Management.
    [Show full text]
  • RTI Data Distribution Service Platform Notes
    RTI Data Distribution Service The Real-Time Publish-Subscribe Middleware Platform Notes Version 4.5c © 2004-2010 Real-Time Innovations, Inc. All rights reserved. Printed in U.S.A. First printing. June 2010. Trademarks Real-Time Innovations and RTI are registered trademarks of Real-Time Innovations, Inc. All other trademarks used in this document are the property of their respective owners. Copy and Use Restrictions No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form (including electronic, mechanical, photocopy, and facsimile) without the prior written permission of Real- Time Innovations, Inc. The software described in this document is furnished under and subject to the RTI software license agreement. The software may be used or copied only under the terms of the license agreement. Technical Support Real-Time Innovations, Inc. 385 Moffett Park Drive Sunnyvale, CA 94089 Phone: (408) 990-7444 Email: [email protected] Website: http://www.rti.com/support Contents 1 Supported Platforms.........................................................................................................................1 2 AIX Platforms.....................................................................................................................................3 2.1 Changing Thread Priority.......................................................................................................3 2.2 Multicast Support ....................................................................................................................3
    [Show full text]
  • Research Purpose Operating Systems – a Wide Survey
    GESJ: Computer Science and Telecommunications 2010|No.3(26) ISSN 1512-1232 RESEARCH PURPOSE OPERATING SYSTEMS – A WIDE SURVEY Pinaki Chakraborty School of Computer and Systems Sciences, Jawaharlal Nehru University, New Delhi – 110067, India. E-mail: [email protected] Abstract Operating systems constitute a class of vital software. A plethora of operating systems, of different types and developed by different manufacturers over the years, are available now. This paper concentrates on research purpose operating systems because many of them have high technological significance and they have been vividly documented in the research literature. Thirty-four academic and research purpose operating systems have been briefly reviewed in this paper. It was observed that the microkernel based architecture is being used widely to design research purpose operating systems. It was also noticed that object oriented operating systems are emerging as a promising option. Hence, the paper concludes by suggesting a study of the scope of microkernel based object oriented operating systems. Keywords: Operating system, research purpose operating system, object oriented operating system, microkernel 1. Introduction An operating system is a software that manages all the resources of a computer, both hardware and software, and provides an environment in which a user can execute programs in a convenient and efficient manner [1]. However, the principles and concepts used in the operating systems were not standardized in a day. In fact, operating systems have been evolving through the years [2]. There were no operating systems in the early computers. In those systems, every program required full hardware specification to execute correctly and perform each trivial task, and its own drivers for peripheral devices like card readers and line printers.
    [Show full text]
  • Vxworks OS Changer Gives Developers the Ability to Reuse Vxworks Applications on Diff Erent Operating Systems
    VxWorks® OS Changer Change Your OS - Keep Your Code The OS Changer family of products gives developers the freedom to switch operating systems while leveraging on their existing code and knowledge base to protect their software investment. VxWorks OS Changer gives developers the ability to reuse VxWorks applications on diff erent operating systems. VxWorks OS Changer Highlights Protect your software investment by re-using your VxWorks code Reduce time to market by migrating VxWorks code to a standard OS interface architecture Protect your knowledge-base by using familiar APIs and eliminate the learning curve on the new OS platform Eliminate dependency on a single OS vendor and switch to - An OS that meets your performance and memory footprint needs - An OS that off ers better tools, middleware/drivers and support - An OS that supports your next generation silicon Reduce ongoing development and maintenance cost - Develop target specifi c code on a host platform - Re-use one set of code across multiple host & target OS platforms - Break down VxWorks applications into manageable pieces to reduce complexity and add module protection - Use same APIs for inter-task and inter-process communications OS Changer is highly optimized for each specifi c OS platform Eclipse-based host environment is available to port VxWorks applications using OS Changer in OS PAL (refer to the OS PAL datasheet) OS Changer includes access to the BASE OS Abstractor API features to allow development of highly portable applications (refer to the OS Abstractor datasheet) Additionally, POSIX or open source Linux code can be reused on a new OS platform with POSIX OS Abstractor (refer to the POSIX OS Abstractor datasheet) VxWorks OS Changer is off ered royalty-free with source code Using VxWorks OS Changer OS Changer is designed for use as a C library.
    [Show full text]
  • Altaapi Software User's Manual
    AltaAPI™ Software User’s Manual Part Number: 14301-00000-I4 Cage Code: 4RK27 ● NAICS: 334118 Alta Data Technologies LLC 4901 Rockaway Blvd, Building A Rio Rancho, NM 87124 USA (tel) 505-994-3111 ● www.altadt.com i AltaAPI™ Software User’s Manual ● 14301-00000-I4 Alta Data Technologies LLC ● www.altadt.com CUSTOMER NOTES: Document Information: Alta Software Version: 2.6.5.0 Rev I4 Release Date: November 10, 2014 Note to the Reader and End-User: This document is provided for information only and is copyright by © Alta Data Technologies LLC. While Alta strives to provide the most accurate information, there may be errors and omissions in this document. Alta disclaims all liability in document errors and any product usage. By using an Alta product, the customer or end user agrees (1) to accept Alta’s Standard Terms and Conditions of Sale, Standard Warranty and Software License and (2) to not hold Alta Members, Employees, Contractors or Sales & Support Representatives responsible for any loss or legal liability, tangible or intangible, from any document errors or any product usage. The product described in this document is not US ITAR controlled. Use of Alta products or documentation in violation of local usage, waste discard and export control rules, or in violation of US ITAR regulations, voids product warranty and shall not be supported. This document may be distributed to support government programs and projects. Third party person, company or consultant distribution is not allowed without Alta’s written permission. AltaCore, AltaCore-1553, AltaCore-ARINC, AltaAPI, AltaAPI-LV, AltaView, AltaRTVal, ENET- 1553, ENET-A429 & ENET-1553-EBR are Trademarks of Alta Data Technologies LLC, Rio Rancho, New Mexico USA Contact: We welcome comments and suggestions.
    [Show full text]
  • Introduction to Bioinformatics Introduction to Bioinformatics
    Introduction to Bioinformatics Introduction to Bioinformatics Prof. Dr. Nizamettin AYDIN [email protected] Introduction to Perl http://www3.yildiz.edu.tr/~naydin 1 2 Learning objectives Setting The Technological Scene • After this lecture you should be able to • One of the objectives of this course is.. – to enable students to acquire an understanding of, and understand : ability in, a programming language (Perl, Python) as the – sequence, iteration and selection; main enabler in the development of computer programs in the area of Bioinformatics. – basic building blocks of programming; – three C’s: constants, comments and conditions; • Modern computers are organised around two main – use of variable containers; components: – use of some Perl operators and its pattern-matching technology; – Hardware – Perl input/output – Software – … 3 4 Introduction to the Computing Introduction to the Computing • Computer: electronic genius? • In theory, computer can compute anything – NO! Electronic idiot! • that’s possible to compute – Does exactly what we tell it to, nothing more. – given enough memory and time • All computers, given enough time and memory, • In practice, solving problems involves are capable of computing exactly the same things. computing under constraints. Supercomputer – time Workstation • weather forecast, next frame of animation, ... PDA – cost • cell phone, automotive engine controller, ... = = – power • cell phone, handheld video game, ... 5 6 Copyright 2000 N. AYDIN. All rights reserved. 1 Layers of Technology Layers of Technology • Operating system... – Interacts directly with the hardware – Responsible for ensuring efficient use of hardware resources • Tools... – Softwares that take adavantage of what the operating system has to offer. – Programming languages, databases, editors, interface builders... • Applications... – Most useful category of software – Web browsers, email clients, web servers, word processors, etc..
    [Show full text]
  • Programming Fundamentals - I Basic Concepts Fall-Semester 2016
    Programming Fundamentals - I Basic Concepts Fall-Semester 2016 Prepared By: Rao Muhammad Umer Lecturer, Web: raoumer.github.io Department of Computer Science & IT, The University of Lahore. What is computer? The term "computer" was originally given to humans who performed numerical calculations using mechanical calculators, such as the abacus and slide rule. The term was later given to a mechanical device as they began replacing the human computers. Today's computers are electronic devices that accept data such as numbers, text, sound, image, animations, video, etc., (input), process that data (converts data to information) , produce output, and then store (storage) the results. A basic computer consists of 4 components: 1. Input devices 2. Central Processing Unit or CPU 3. Output devices 4. Memory Input Devices are used to provide input to the computer basic input devices include keyboard, mouse, touch screens etc. Central Processing Unit acts like a brain, it processes all instructions and data in the computer, the instructions are computer commands, these commands are given to CPU by input devices, some of the instructions are generated by the computer itself Output devices are used to receive computer output, the output, some basic output devices are hard drive disk (HDD, commonly known as hard disk), printers, computer screens (Monitors and LCDs) The computer memory is a temporary storage area. It holds the data and instructions that the Central Processing Unit (CPU) needs. Before a program can be run, the program is loaded from some storage device such as into the memory, the CPU loads the program or part of the program from the memory and executes it.
    [Show full text]
  • MOL 2 8 Ni 1 6 ;'*•••" CHEP95
    01 v> Si, Ui O 2 MOL 2 8 Ni 1 6 ;'*•••" CHEP95 Hotel Gloria, Rio de Janeiro September 18-22, 1995 — LAFEX/CBPF - — FERMILAB — CHEP95 - COMMITTES LOCAL ORGANIZING LOCAL ORGANIZING COMMITTE - BRASIL - COMMITTE - FERMILAB - Chairpersons of the Conference Alberto Santoro - Chair Vicky White - Chair ALBERTO SANTORO (LAFEX) VICKY WHITE (FERMILAB) Gilvan Alves (LAFEX/CBPF) Paul Lebrun Roberto M. Alves Jr. (LAFEX/CBPF) John Marraffino Valmir C. Barbosa (UFRJ) David Martin International Advisory Committee Denise Belem (Administration) Trang Nguyen Rosemonde Bettencourt (Secretary) Judy Nicholls Marcia Fernandes (Administration) Vivian Odell Katsuya Amako (KEK) Richard Mount (Caltech) Alexandre Grojsgold (LNCC) Frank Rinaldo Paul Avery (Florida State) Thomas Nash (FERMILAB) Marcelo Mendes (LAFEX/CBPF) Elizabeth Schermerhorn Rudy Bock (CERN) Risto Orava (Helsinki) Mariano Miranda (LAFEX/CBPF) Roy Thatcher Kors Bos (NIKHEF) Tony Osborne (CERN) Maria Elena Pol (LAFEX/CBPF) Al Thomas + Network Experts Joel Butler (FERMILAB) Vadim Petukhov (Serpukhov) Ronald Shellard (LAFEX/CBPF) Lauro Whately Aleta Ricciardi (U.TEXAS) Larry Price (ANL) Marcelo Annarumma (IBM) Mari Herrera(Administration) John Cavallini (DOE) Antonio Rivasplata (UNT) Nelly Stanfield(Administration) He S. Chen (Beijing) Raul Rousso (CEFET) Michael Ernst (DESY) Alberto Santoro (LAFEX/CBPF) CONTACT PERSONS (Brazil) Gerson Francisco (Unesp) Sergio Sciutto (Argentina) Hirofumi Fujii (KEK) Ronald Shellard (LAFEX/CBPF) Claudio Amorim (UFRJ) Jose M. Gago (Lisbon) Michel Spiro (Saclay) Felipe Franga (UFRJ) Tom Glanzman (SLAC) Rolando Ticona (Bolivia) Siang W.Song (USP) Bob Grossman (UIC) Enzo Valente (INFN) Carlos Moura (LACC/FUNCEME) Tom Kozlowski (Los Alamos) Jean-Pierre Vialle (LAPP) Raul Russo (CEFET) Paul Kunz (SLAC) Vicky White (FERMILAB) Philippe O.A.Navaux (UFRGS) Stu Loken (LBL) Roy Whitney (CEBAF) Eduardo W.Bergamini (INPA) Luiz F.
    [Show full text]
  • Real-Time Operating Systems at CERN
    cmu — cw -%~*> H CERN/cN/96/11 Paper submitted to the VITA Europe Congress 1996 3 Q q' Brussels, Belgium, 8-9 October 1996 Real-Time Operating Systems at CERN ]. Blake, C. Eck, M. Merkel, L. Pregemig CERN, CN Division CH-1211 Geneva 23, Switzerland Abstract territory". For instance, the LEP (Large Electron Positron Collider) machine and the corresponding control sys Real—time operating systems (RTOS) have been in use at tems have been improved over the years. Its peak CERN for many years in systems to control particle luminosity (i.e., collision rate per second and square accelerators, and in data acquisition and industrial centimetre) increased from 4.25*1030 in 1989 to 24.9*103 control systems for experiments. The paper (i) briefly in 1995 and the integrated luminosity was 26 times overviews CERN’s embedded-systems environment, (ii) higher in 1995 than it was in 1989 ll]. This also had a discusses the reasons for using RTOS at CERN, (iii) gives major impact on the data acquisition systems of the LEP the status of RTOS at CERN, (iv) describes the support, experiments. including netbootable systems, software distribution via servers, and CERN-specific developments. Finally the Athird major distinction between CERN and industry is paper summarizes the experience gained over the years the composition of the experimental work force. In and draws some conclusions. modern experiments several hundred (more than 1000 for next generation experiments) people from dozens of 1. Tm; CERN ENVIRONMENT institutes spread out over Europe and the world collabo rate. Graduate students form an important part of each 1.1 Systems, Changes, and the Workforce collaboration and provide valuable contributions to experiments.
    [Show full text]
  • Computer Architectures an Overview
    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
    [Show full text]
  • Embedded Systems - ECE)​​ I -M.TECH I -Semester (AUTONOMOUS-R18
    Presentation on Principles of Distributed Embedded Systems (Embedded Systems - ECE)​​ I -M.TECH I -Semester (AUTONOMOUS-R18) Prepared by, Dr. S. Vinoth Associate Professor UNIT - I REAL TIME ENVIRONMENT 2 UNIT - I REAL-TIME ENVIRONMENT .Real-time computer system requirements .classification of real time systems .simplicity, global time .internal and external clock synchronization .real time model. Real time communication .temporal relations, dependability .power and energy awareness .real time communication .event triggered .rate constrained .time triggered. 3 What is an Embedded system? 4 What is a real-time system? . A real-time system is any information processing system which has to respond to externally generated input stimuli within a finite and specified period –the correctness depends not only on the logical result but also the time it was delivered –failure to respond is as bad as the wrong response! . The computer is a component in a larger engineering system => EMBEDDED COMPUTER SYSTEM 99% of all processors are for the embedded systems market 5 Terminology • Hard real-time — systems where it is absolutely imperative that responses occur within the required deadline. E.g. Flight control systems. • Soft real-time — systems where deadlines are important but which will still function correctly if deadlines are occasionally missed. E.g. Data acquisition system. • Real real-time — systems which are hard real-time and which the response times are very short. E.g. Missile guidance system. • Firm real-time — systems which are soft real-time but in which there is no benefit from late delivery of service. A single system may have all hard, soft and real real-time subsystems In reality many systems will have a cost function associated with missing each deadline.
    [Show full text]
  • README for X11R6.9 on Lynxos Thomas Mueller 25 August 2004
    README for X11R6.9 on LynxOS Thomas Mueller 25 August 2004 1. What and Where is X11R6.9? X11R6.9 is a port of X11R6.4 that supports several versions of Intel-based Unix. It is derived from XFree86 4.4 rc2 which was derived from X386 1.2, which was the X server distributed with X11R5. This release consists of many new features and performance improvements as well as many bug fixes. See the Copyright Notice. Building of this X11R6.9 version has been tested on ‘LynxOS 3.1.0a i386’ and ‘LynxOS 4.0.0 i386’. Previous releases of X11R6.9 supported LynxOS on the x86 and on the PowerPC platform. Build- ing on PowerPC platforms has not been tested recently. 2. Installing X11R6.9 Please refer to the Installation Document for detailed installation instructions. It may be necessary to increase the process stack limit in order to build X11R6.9 and run X11R6.9 on your system. Edit /etc/startab and reboot your system to make the changes active before you begin the installation. Also, be suretoinclude /usr/X11R6/bin in your PATHenvironment variable. Refer to the next section Running X11R6.9 (section 3., page 1) for further information on necessary configuration steps beforerunning X11R6.9 on LynxOS. 2.1 Accessing X11R6.9 manual pages Include /usr/X11R6/man in the MANPATHenvironment variable or add the directory /usr/X11R6/man to /usr/Lib/man.config 3. Running X11R6.9 This section describes the changes to the LynxOS environment which may be necessary to suc- cessfully run X11R6.9.
    [Show full text]