Cray XMT Brings New Energy to High-Performance Computing

Total Page:16

File Type:pdf, Size:1020Kb

Cray XMT Brings New Energy to High-Performance Computing Fa08 36-41 Hardware.qxd 8/27/08 6:01 PM Page 36 HARDWARE Cray XMT Brings New Energy to High-Performance Computing The ability to solve our nation’s most challenging problems—whether cleaning up the environment, finding alternative forms of energy, or improving public health and safety—requires new scientific discoveries. High-performance experimental and computational technologies from the past decade are helping to accelerate these scientific discoveries, but they introduce challenges of their own. The vastly increasing volumes and complexities chip parallelism, but the complexities of emerg- of experimental and computational data pose sig- ing applications will require significant innova- nificant challenges to traditional high-perform- tion in high-performance architectures. ance computing (HPC) platforms as terabytes to The Cray XMT (figure 1), the successor to the petabytes of data must be processed and analyzed. Tera/Cray MTA, provides an alternative platform And the growing complexity of computer mod- for addressing computations that stymie current els that incorporate dynamic multiscale and mul- HPC systems, holding the potential to substan- tiphysics phenomena place enormous demands tially accelerate data analysis and predictive ana- on high-performance computer architectures. lytics for many complex challenges in energy, Just as these new challenges are arising, the national security, and fundamental science that The Cray XMT holds the computer architecture world is experiencing a traditional computing cannot do. potential to substantially renaissance of innovation. The continuing march The Cray XMT has a unique “massively multi- accelerate data analysis and predictive analytics for of Moore’s law has provided the opportunity to threaded” architecture (sidebar “Cray XMT Sys- many complex challenges put more functionality on a chip, enabling the tem Description,” p38) and large global memory in energy, national security, achievement of performance in new ways. Power configured for applications—such as data discov- and fundamental science limitations, however, will severely limit future ery, bioinformatics, and power grid analysis— that traditional computing growth in clock rates. The challenge will be to that require access to terabytes of data arranged cannot do. obtain greater utilization via some form of on- in an unpredictable manner. 36 S CIDAC REVIEW F ALL 2008 WWW. SCIDACREVIEW. ORG Fa08 36-41 Hardware.qxd 8/27/08 6:01 PM Page 37 C RAY , I NC ./PNNL Figure 1. Deborah Gracio, computational and statistical analytics director; Moe Khaleel, director of computational sciences and mathematics; and senior scientist Andres Marquez, with Pacific Northwest National Laboratory’s new Cray XMT supercomputer. S CIDAC REVIEW F ALL 2008 WWW. SCIDACREVIEW. ORG 37 Fa08 36-41 Hardware.qxd 8/27/08 6:01 PM Page 38 HARDWARE Computations with more dynamic and adaptive requirements tend to Cray XMT System Description perform poorly on standard architectures. The Cray XMT is the commercial name for the new accommodate up to 16 GB of memory. Each memory multithreaded machine developed by Cray Inc. under module is complemented with a data buffer to reduce the code name “Eldorado.” By leveraging the existing access latencies. Memory is hashed and structured to platform of the XT3/4, Cray was able to save non- support fine-grain thread synchronization with little recurring development and engineering costs by reusing overhead. Memory shares a global address space. the support IT infrastructure and software, including The key component of a Seastar-2 network is a full dual-socket Opteron AMD service nodes, Seastar-2 system-on-chip design that integrates six high-speed high-speed interconnects, fast Lustre storage cabinets, serial links and a 3D router on each compute node. and the associated Linux software stacks. Sustained random remote accesses peak at around Changes were performed on the compute nodes by 114 million operations and level off at around 44 replacing the AMD Opterons having a custom-designed million operations with a full complement of 4,000 multithreaded processor with a third-generation MTA Threadstorm processors. architecture that fits in XT3/4 motherboard processor Another important element of the Cray XMT is the storage sockets. Similarly to the previous MTA incarnations, the system, which is based on a Lustre version that also has Threadstorm processor schedules 128 fine-grained been deployed in the Cray XT4. Lustre has been designed hardware streams to avoid pipeline stalls on a cycle-by- for scalability, supporting I/O services to tens of thousands cycle basis. of concurrent clients. Lustre is a distributed parallel file Analogous to the Opteron memory subsystems, each system and presents a POSIX interface to its clients with Threadstorm is associated with a memory system that can parallel access capabilities to the shared objects. A Natural Platform for Data-Intensive Computing First, messages can be aggregated in the commu- To understand the potential utility of the Cray nication phase, so latencies, which are high on XMT, we must first consider the characteristics current machines, are reduced in importance. of applications that perform well on current dis- Second, the ability to perform computations on tributed memory, message-passing machines. only local data allows processors to be maxi- Memory locality is a key feature of most success- mally efficient. However, this programming style ful HPC applications. Simulated physical inter- is lacking in flexibility. Data can be transmitted actions are low-dimensional and often only at pauses between computational steps, and short-range, leading to computations in which the lack of transmission on demand makes it dif- data-access patterns have spatial locality. Spatial ficult to exploit fine-grained parallelism in an locality enables effective use of memory hierar- application. chies and allows for the explicit data partitioning Thus, current generations of parallel machines that is necessary for distributed memory com- are well suited to problems with a high degree of puting. Applications without a high degree of spatial locality, a stable or slowly varying distri- spatial locality are quite difficult to execute and bution of computational requirements, and a scale on most current machines. high degree of coarse-grained parallelism that Another important feature of current parallel allows for a bulk-synchronous programming applications is ease of load balancing. Most phys- model. Fortunately, many important scientific ical simulations involve meshes or particles with and engineering computations have these char- predictable and stable computational require- acteristics. However, a number of important ments. Slowly varying computational require- emerging applications do not. ments can be addressed by infrequent, but Problems that deal with massive amounts of expensive, redistributions of data and work high-dimensional information and low locality amongst processors. Computations with more include social and technological network analy- dynamic and adaptive requirements tend to per- sis, such as identification of implicit online com- form poorly on standard architectures. munities, viral marketing strategies, quantifying Most scientific computations can be per- centrality, and influence in interaction networks, formed in a bulk-synchronous manner in which and web algorithms; systems biology, such as processors alternate between phases of collec- interactome analysis, epidemiological studies, tive communication and computation on local and disease modeling; and homeland security, data. This computational structure maps well to such as detecting trends, anomalous patterns distributed memory machines for two reasons. from socio-economic interactions, and commu- 38 S CIDAC REVIEW F ALL 2008 WWW. SCIDACREVIEW. ORG Fa08 36-41 Hardware.qxd 8/27/08 6:01 PM Page 39 I LLUSTRATION N : A. T OVEY B C (b ,N)(b,N)(c,N)(c,N) B C 0 1 0 1 AC D AC AC DD (a0,N)(c0,N)(a0,N)(c0,N) (d0,N)(d0,N) (a1,N)(c1,N)(a1,N)(c1,N) (d1,N)(d1,N) Figure 2. Guide Tree and resulting PDTree. nication data. Further, the data may be fast context switches on each processor. The dynamically generated and can arise from het- Cray XMT supports lightweight word-level syn- erogeneous information sources. Often, there is chronization primitives for minimizing memory little computation to do on data items, and the contention among threads. The Cray XMT’s mas- nature of computation can be difficult to charac- sive multithreading approach also supports terize, involving a mix of floating-point, integer, dynamic load balancing and adaptive parallelism, and string operations, as well as extensive use of leading to significant benefits in programmer combinatorial algorithms and data structures. productivity in the design of algorithms for data- For these reasons, these applications are consid- intensive applications. Memory locality and ered data-intensive rather than compute-inten- computational intensity of the application have sive, and the performance depends more on how little effect on performance, as long as the pro- well the system manages the application mem- grammer identifies and exposes sufficient con- ory access patterns rather than the raw compu- currency at a fine granularity. tational capability of the system. Also, parallel approaches to solving these dynamic data prob- Application Case Studies lems may not be amenable to a bulk-synchro- New applications are being created and existing nous formulation,
Recommended publications
  • Workload Management and Application Placement for the Cray Linux Environment™
    TMTM Workload Management and Application Placement for the Cray Linux Environment™ S–2496–4101 © 2010–2012 Cray Inc. All Rights Reserved. This document or parts thereof may not be reproduced in any form unless permitted by contract or by written permission of Cray Inc. U.S. GOVERNMENT RESTRICTED RIGHTS NOTICE The Computer Software is delivered as "Commercial Computer Software" as defined in DFARS 48 CFR 252.227-7014. All Computer Software and Computer Software Documentation acquired by or for the U.S. Government is provided with Restricted Rights. Use, duplication or disclosure by the U.S. Government is subject to the restrictions described in FAR 48 CFR 52.227-14 or DFARS 48 CFR 252.227-7014, as applicable. Technical Data acquired by or for the U.S. Government, if any, is provided with Limited Rights. Use, duplication or disclosure by the U.S. Government is subject to the restrictions described in FAR 48 CFR 52.227-14 or DFARS 48 CFR 252.227-7013, as applicable. Cray and Sonexion are federally registered trademarks and Active Manager, Cascade, Cray Apprentice2, Cray Apprentice2 Desktop, Cray C++ Compiling System, Cray CX, Cray CX1, Cray CX1-iWS, Cray CX1-LC, Cray CX1000, Cray CX1000-C, Cray CX1000-G, Cray CX1000-S, Cray CX1000-SC, Cray CX1000-SM, Cray CX1000-HN, Cray Fortran Compiler, Cray Linux Environment, Cray SHMEM, Cray X1, Cray X1E, Cray X2, Cray XD1, Cray XE, Cray XEm, Cray XE5, Cray XE5m, Cray XE6, Cray XE6m, Cray XK6, Cray XK6m, Cray XMT, Cray XR1, Cray XT, Cray XTm, Cray XT3, Cray XT4, Cray XT5, Cray XT5h, Cray XT5m, Cray XT6, Cray XT6m, CrayDoc, CrayPort, CRInform, ECOphlex, LibSci, NodeKARE, RapidArray, The Way to Better Science, Threadstorm, uRiKA, UNICOS/lc, and YarcData are trademarks of Cray Inc.
    [Show full text]
  • Introducing the Cray XMT
    Introducing the Cray XMT Petr Konecny Cray Inc. 411 First Avenue South Seattle, Washington 98104 [email protected] May 5th 2007 Abstract Cray recently introduced the Cray XMT system, which builds on the parallel architecture of the Cray XT3 system and the multithreaded architecture of the Cray MTA systems with a Cray-designed multithreaded processor. This paper highlights not only the details of the architecture, but also the application areas it is best suited for. 1 Introduction past two decades the processor speeds have increased several orders of magnitude while memory speeds Cray XMT is the third generation multithreaded ar- increased only slightly. Despite this disparity the chitecture built by Cray Inc. The two previous gen- performance of most applications continued to grow. erations, the MTA-1 and MTA-2 systems [2], were This has been achieved in large part by exploiting lo- fully custom systems that were expensive to man- cality in memory access patterns and by introducing ufacture and support. Developed under code name hierarchical memory systems. The benefit of these Eldorado [4], the Cray XMT uses many parts built multilevel caches is twofold: they lower average la- for other commercial system, thereby, significantly tency of memory operations and they amortize com- lowering system costs while maintaining the sim- munication overheads by transferring larger blocks ple programming model of the two previous genera- of data. tions. Reusing commodity components significantly The presence of multiple levels of caches forces improves price/performance ratio over the two pre- programmers to write code that exploits them, if vious generations. they want to achieve good performance of their ap- Cray XMT leverages the development of the Red plication.
    [Show full text]
  • The Gemini Network
    The Gemini Network Rev 1.1 Cray Inc. © 2010 Cray Inc. All Rights Reserved. Unpublished Proprietary Information. This unpublished work is protected by trade secret, copyright and other laws. Except as permitted by contract or express written permission of Cray Inc., no part of this work or its content may be used, reproduced or disclosed in any form. Technical Data acquired by or for the U.S. Government, if any, is provided with Limited Rights. Use, duplication or disclosure by the U.S. Government is subject to the restrictions described in FAR 48 CFR 52.227-14 or DFARS 48 CFR 252.227-7013, as applicable. Autotasking, Cray, Cray Channels, Cray Y-MP, UNICOS and UNICOS/mk are federally registered trademarks and Active Manager, CCI, CCMT, CF77, CF90, CFT, CFT2, CFT77, ConCurrent Maintenance Tools, COS, Cray Ada, Cray Animation Theater, Cray APP, Cray Apprentice2, Cray C90, Cray C90D, Cray C++ Compiling System, Cray CF90, Cray EL, Cray Fortran Compiler, Cray J90, Cray J90se, Cray J916, Cray J932, Cray MTA, Cray MTA-2, Cray MTX, Cray NQS, Cray Research, Cray SeaStar, Cray SeaStar2, Cray SeaStar2+, Cray SHMEM, Cray S-MP, Cray SSD-T90, Cray SuperCluster, Cray SV1, Cray SV1ex, Cray SX-5, Cray SX-6, Cray T90, Cray T916, Cray T932, Cray T3D, Cray T3D MC, Cray T3D MCA, Cray T3D SC, Cray T3E, Cray Threadstorm, Cray UNICOS, Cray X1, Cray X1E, Cray X2, Cray XD1, Cray X-MP, Cray XMS, Cray XMT, Cray XR1, Cray XT, Cray XT3, Cray XT4, Cray XT5, Cray XT5h, Cray Y-MP EL, Cray-1, Cray-2, Cray-3, CrayDoc, CrayLink, Cray-MP, CrayPacs, CrayPat, CrayPort, Cray/REELlibrarian, CraySoft, CrayTutor, CRInform, CRI/TurboKiva, CSIM, CVT, Delivering the power…, Dgauss, Docview, EMDS, GigaRing, HEXAR, HSX, IOS, ISP/Superlink, LibSci, MPP Apprentice, ND Series Network Disk Array, Network Queuing Environment, Network Queuing Tools, OLNET, RapidArray, RQS, SEGLDR, SMARTE, SSD, SUPERLINK, System Maintenance and Remote Testing Environment, Trusted UNICOS, TurboKiva, UNICOS MAX, UNICOS/lc, and UNICOS/mp are trademarks of Cray Inc.
    [Show full text]
  • Overview of the Next Generation Cray XMT
    Overview of the Next Generation Cray XMT Andrew Kopser and Dennis Vollrath, Cray Inc. ABSTRACT: The next generation of Cray’s multithreaded supercomputer is architecturally very similar to the Cray XMT, but the memory system has been improved significantly and other features have been added to improve reliability, productivity, and performance. This paper begins with a review of the Cray XMT followed by an overview of the next generation Cray XMT implementation. Finally, the new features of the next generation XMT are described in more detail and preliminary performance results are given. KEYWORDS: Cray, XMT, multithreaded, multithreading, architecture 1. Introduction The primary objective when designing the next Cray XMT generation Cray XMT was to increase the DIMM The Cray XMT is a scalable multithreaded computer bandwidth and capacity. It is built using the Cray XT5 built with the Cray Threadstorm processor. This custom infrastructure with DDR2 technology. This change processor is designed to exploit parallelism that is only increases each node’s memory capacity by a factor of available through its unique ability to rapidly context- eight and DIMM bandwidth by a factor of three. switch among many independent hardware execution streams. The Cray XMT excels at large graph problems Reliability and productivity were important goals for that are poorly served by conventional cache-based the next generation Cray XMT as well. A source of microprocessors. frustration, especially for new users of the current Cray XMT, is the issue of hot spots. Since all memory is The Cray XMT is a shared memory machine. The programming model assumes a flat, globally accessible, globally accessible and the application has access to shared address space.
    [Show full text]
  • Pubtex Output 2011.12.12:1229
    TM Using Cray Performance Analysis Tools S–2376–53 © 2006–2011 Cray Inc. All Rights Reserved. This document or parts thereof may not be reproduced in any form unless permitted by contract or by written permission of Cray Inc. U.S. GOVERNMENT RESTRICTED RIGHTS NOTICE The Computer Software is delivered as "Commercial Computer Software" as defined in DFARS 48 CFR 252.227-7014. All Computer Software and Computer Software Documentation acquired by or for the U.S. Government is provided with Restricted Rights. Use, duplication or disclosure by the U.S. Government is subject to the restrictions described in FAR 48 CFR 52.227-14 or DFARS 48 CFR 252.227-7014, as applicable. Technical Data acquired by or for the U.S. Government, if any, is provided with Limited Rights. Use, duplication or disclosure by the U.S. Government is subject to the restrictions described in FAR 48 CFR 52.227-14 or DFARS 48 CFR 252.227-7013, as applicable. Cray, LibSci, and PathScale are federally registered trademarks and Active Manager, Cray Apprentice2, Cray Apprentice2 Desktop, Cray C++ Compiling System, Cray CX, Cray CX1, Cray CX1-iWS, Cray CX1-LC, Cray CX1000, Cray CX1000-C, Cray CX1000-G, Cray CX1000-S, Cray CX1000-SC, Cray CX1000-SM, Cray CX1000-HN, Cray Fortran Compiler, Cray Linux Environment, Cray SHMEM, Cray X1, Cray X1E, Cray X2, Cray XD1, Cray XE, Cray XEm, Cray XE5, Cray XE5m, Cray XE6, Cray XE6m, Cray XK6, Cray XMT, Cray XR1, Cray XT, Cray XTm, Cray XT3, Cray XT4, Cray XT5, Cray XT5h, Cray XT5m, Cray XT6, Cray XT6m, CrayDoc, CrayPort, CRInform, ECOphlex, Gemini, Libsci, NodeKARE, RapidArray, SeaStar, SeaStar2, SeaStar2+, Sonexion, The Way to Better Science, Threadstorm, uRiKA, and UNICOS/lc are trademarks of Cray Inc.
    [Show full text]
  • Overview of Recent Supercomputers
    Overview of recent supercomputers Aad J. van der Steen high-performance Computing Group Utrecht University P.O. Box 80195 3508 TD Utrecht The Netherlands [email protected] www.phys.uu.nl/~steen NCF/Utrecht University July 2007 Abstract In this report we give an overview of high-performance computers which are currently available or will become available within a short time frame from vendors; no attempt is made to list all machines that are still in the development phase. The machines are described according to their macro-architectural class. Shared and distributed-memory SIMD an MIMD machines are discerned. The information about each machine is kept as compact as possible. Moreover, no attempt is made to quote price information as this is often even more elusive than the performance of a system. In addition, some general information about high-performance computer architectures and the various processors and communication networks employed in these systems is given in order to better appreciate the systems information given in this report. This document reflects the technical state of the supercomputer arena as accurately as possible. However, the author nor NCF take any responsibility for errors or mistakes in this document. We encourage anyone who has comments or remarks on the contents to inform us, so we can improve this report. NCF, the National Computing Facilities Foundation, supports and furthers the advancement of tech- nical and scientific research with and into advanced computing facilities and prepares for the Netherlands national supercomputing policy. Advanced computing facilities are multi-processor vectorcomputers, mas- sively parallel computing systems of various architectures and concepts and advanced networking facilities.
    [Show full text]
  • Massive Analytics for Streaming Graph Problems David A
    Massive Analytics for Streaming Graph Problems David A. Bader Outline •Overview • Cray XMT • Streaming Data Analysis – STINGER data structure • Tracking Clustering Coefficients • Tracking Connected Components • Parallel Graph Frameworks David A. Bader 2 STING Initiative: Focusing on Globally Significant Grand Challenges • Many globally-significant grand challenges can be modeled by Spatio- Temporal Interaction Networks and Graphs (or “STING”). • Emerging real-world graph problems include – detecting community structure in large social networks, – defending the nation against cyber-based attacks, – improving the resilience of the electric power grid, and – detecting and preventing disease in human populations. • Unlike traditional applications in computational science and engineering, solving these problems at scale often raises new research challenges because of sparsity and the lack of locality in the massive data, design of parallel algorithms for massive, streaming data analytics, and the need for new exascale supercomputers that are energy-efficient, resilient, and easy-to-program. David A. Bader 3 Center for Adaptive Supercomputing Software • WyomingClerk, launched July 2008 • Pacific-Northwest Lab – Georgia Tech, Sandia, WA State, Delaware • The newest breed of supercomputers have hardware set up not just for speed, but also to better tackle large networks of seemingly random data. And now, a multi-institutional group of researchers has been awarded over $14 million to develop software for these supercomputers. Applications include anywhere complex webs of information can be found: from internet security and power grid stability to complex biological networks. David A. Bader 4 CASS-MT TASK 7: Analysis of Massive Social Networks Objective To design software for the analysis of massive-scale spatio-temporal interaction networks using multithreaded architectures such as the Cray XMT.
    [Show full text]
  • Grappa: a Latency-Tolerant Runtime for Large-Scale Irregular Applications
    Grappa: A Latency-Tolerant Runtime for Large-Scale Irregular Applications Jacob Nelson, Brandon Holt, Brandon Myers, Preston Briggs, Luis Ceze, Simon Kahan, Mark Oskin University of Washington Department of Computer Science and Engineering fnelson, bholt, bdmyers, preston, luisceze, skahan, [email protected] Abstract works runs anywhere from a few to hundreds of microseconds – tens Grappa is a runtime system for commodity clusters of multicore of thousands of processor clock cycles. Since irregular application computers that presents a massively parallel, single address space tasks encounter remote references dynamically during execution and abstraction to applications. Grappa’s purpose is to enable scalable must resolve them before making further progress, stalls are frequent performance of irregular parallel applications, such as branch and and lead to severely underutilized compute resources. bound optimization, SPICE circuit simulation, and graph processing. While some irregular applications can be manually restructured Poor data locality, imbalanced parallel work and complex communi- to better exploit locality, aggregate requests to increase network cation patterns make scaling these applications difficult. message size, and manage the additional challenges of load balance Grappa serves both as a C++ user library and as a foundation for and synchronization, the effort required to do so is formidable and higher level languages. Grappa tolerates delays to remote memory by involves knowledge and skills pertaining to distributed systems far multiplexing thousands of lightweight workers to each processor core, beyond those of most application programmers. Luckily, many of balances load via fine-grained distributed work-stealing, increases the important irregular applications naturally offer large amounts communication throughput by aggregating smaller data requests of concurrency.
    [Show full text]
  • Index-Based Search Techniques for Visualization and Data Analysis Algorithms on Many-Core Systems
    INDEX-BASED SEARCH TECHNIQUES FOR VISUALIZATION AND DATA ANALYSIS ALGORITHMS ON MANY-CORE SYSTEMS by BRENTON JOHN LESSLEY A DISSERTATION Presented to the Department of Computer and Information Science and the Graduate School of the University of Oregon in partial fulfillment of the requirements for the degree of Doctor of Philosophy June 2019 DISSERTATION APPROVAL PAGE Student: Brenton John Lessley Title: Index-Based Search Techniques for Visualization and Data Analysis Algorithms on Many-Core Systems This dissertation has been accepted and approved in partial fulfillment of the requirements for the Doctor of Philosophy degree in the Department of Computer and Information Science by: Hank Childs Chair Boyana Norris Core Member Christopher Wilson Core Member Eric Torrence Institutional Representative and Janet Woodruff-Borden Vice Provost and Dean of the Graduate School Original approval signatures are on file with the University of Oregon Graduate School. Degree awarded June 2019 ii ⃝c 2019 Brenton John Lessley All rights reserved. iii DISSERTATION ABSTRACT Brenton John Lessley Doctor of Philosophy Department of Computer and Information Science June 2019 Title: Index-Based Search Techniques for Visualization and Data Analysis Algorithms on Many-Core Systems Sorting and hashing are canonical index-based methods to perform searching, and are often sub-routines in many visualization and analysis algorithms. With the emergence of many-core architectures, these algorithms must be rethought to exploit the increased available thread-level parallelism
    [Show full text]
  • The Cray XMT™ Supercomputing System Is a Scalable Massively
    CRAY XMT PLATFORM OVERVIEW The Cray XMT™ supercomputing system is a scalable massively multithreaded platform with globally shared memory architecture for large-scale data analysis and data mining. The system is purpose-built for parallel applications that are dynamically changing, require random access to shared memory and typically do not run well on conventional systems. Multithreaded technology is ideally suited for tasks such as pattern matching, scenario development, behavioral prediction, anomaly identification and graph analysis. • Architected for Large-scale Data Analysis • Exploits the scalable Cray XT™ infrastructure • Scales from 24 to over 8000 processors providing over one million simultaneous threads and 128 terabytes of shared memory • UNICOS/lc operating system • Separately dedicated compute, service and I/O nodes • Incorporates custom Cray Threadstorm™ multithreaded processor using AMD Torrenza Open Socket technology Programming Environment The Cray XMT programming environment includes Architectural Overview advanced program analysis tools for software development and tuning: The Cray XMT system was architected to leverage Cray’s MPP system design to create a scalable, reliable and economical multithreaded supercomputing platform. The design • C and C++ compilers is based on a Cray MPP compute blade but utilizes AMD Torrenza Innovation Socket • Automatic parallelization technology to populate the AMD Opteron sockets with custom Cray Threadstorm chips developed for multithreaded processing. A single Cray Threadstorm processor can • STL and common math libraries sustain 128 simultaneous threads and is connected with up to 16 GB of memory that is globally accessible by any other processor in the system. • Cross compiler on Linux processors Each Cray Threadstorm processor is directly connected to a dedicated Cray SeaStar2™ • gcc/g++ on Linux nodes interconnect chip, resulting in a high bandwidth, low latency network characteristic of all • Cray Apprentice2™ for compiler analysis and Cray systems.
    [Show full text]
  • Exploring Datavortex Systems for Irregular Applications
    Exploring DataVortex Systems for Irregular Applications Roberto Gioiosa, Antonino Tumeo, Jian Yin, Thomas Warfel David Haglin Santiago Betelu Pacific Northwest National Laboratory Trovares Inc. Data Vortex Technologies Inc. froberto.gioiosa, antonino.tumeo, jian.yin, [email protected] [email protected] [email protected] Abstract—Emerging applications for data analytics and knowl- quickly execute regular computation patterns. Their network edge discovery typically have irregular or unpredictable com- interconnects are optimized for bulk-synchronous applications munication patterns that do not scale well on parallel systems characterized by large, batched data transfers and well-defined designed for traditional bulk-synchronous HPC applications. New network architectures that focus on minimizing (short) message communication patterns. Clusters optimized for traditional latencies, rather than maximizing (large) transfer bandwidths, HPC applications rarely demonstrate the same scalability for are emerging as possible alternatives to better support those irregular applications. applications with irregular communication patterns. We explore Several custom large-scale hardware designs (e.g., Cray a system based upon one such novel network architecture, XMT and Convey MX-100) [2], [3] have been proposed to the Data Vortex interconnection network, and examine how this system performs by running benchmark code written for better cope with the requirements of irregular applications but the Data Vortex network, as well as a reference MPI-over- are too expensive for general use. Software runtime layers Infiniband implementation, on the same cluster. Simple commu- (e.g., GMT, Grappa, Parallex, Active Pebbles) [4], [5], [6], nication primitives (ping-pong and barrier synchronization), a [7] have also looked into better support requirements of irreg- few common communication kernels (distributed 1D Fast Fourier ular applications by exploiting available hardware resources.
    [Show full text]
  • Cray Linux Environment™ (CLE) 4.0 Software Release Overview Supplement
    TM Cray Linux Environment™ (CLE) 4.0 Software Release Overview Supplement S–2497–4002 © 2010, 2011 Cray Inc. All Rights Reserved. This document or parts thereof may not be reproduced in any form unless permitted by contract or by written permission of Cray Inc. U.S. GOVERNMENT RESTRICTED RIGHTS NOTICE The Computer Software is delivered as "Commercial Computer Software" as defined in DFARS 48 CFR 252.227-7014. All Computer Software and Computer Software Documentation acquired by or for the U.S. Government is provided with Restricted Rights. Use, duplication or disclosure by the U.S. Government is subject to the restrictions described in FAR 48 CFR 52.227-14 or DFARS 48 CFR 252.227-7014, as applicable. Technical Data acquired by or for the U.S. Government, if any, is provided with Limited Rights. Use, duplication or disclosure by the U.S. Government is subject to the restrictions described in FAR 48 CFR 52.227-14 or DFARS 48 CFR 252.227-7013, as applicable. Cray, LibSci, and PathScale are federally registered trademarks and Active Manager, Cray Apprentice2, Cray Apprentice2 Desktop, Cray C++ Compiling System, Cray CX, Cray CX1, Cray CX1-iWS, Cray CX1-LC, Cray CX1000, Cray CX1000-C, Cray CX1000-G, Cray CX1000-S, Cray CX1000-SC, Cray CX1000-SM, Cray CX1000-HN, Cray Fortran Compiler, Cray Linux Environment, Cray SHMEM, Cray X1, Cray X1E, Cray X2, Cray XD1, Cray XE, Cray XEm, Cray XE5, Cray XE5m, Cray XE6, Cray XE6m, Cray XK6, Cray XMT, Cray XR1, Cray XT, Cray XTm, Cray XT3, Cray XT4, Cray XT5, Cray XT5h, Cray XT5m, Cray XT6, Cray XT6m, CrayDoc, CrayPort, CRInform, ECOphlex, Gemini, Libsci, NodeKARE, RapidArray, SeaStar, SeaStar2, SeaStar2+, Sonexion, The Way to Better Science, Threadstorm, uRiKA, and UNICOS/lc are trademarks of Cray Inc.
    [Show full text]