DOCSLIB.ORG

Application Development Environment for Supercomputer Fugaku

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Application Development Environment for Supercomputer Fugaku Application Development Environment for Supercomputer Fugaku Kensuke Watanabe Takafumi Nose Kiyofumi Suzuki Shuichi Chiba The objectives of developing the supercomputer Fugaku (hereafter, Fugaku) are to achieve a system with up to 100 times greater application performance than that of the K computer and to ensure general versatility to support the operation of a broad range of applications. Accomplishing this required an integrated development environment that supports everything from the development to the execution of applications that extract the maximum performance from the hardware, but there were significant challenges in achieving this goal. First, it re- quired development optimized for the CPU used by Fugaku and support for various applications. Moreover, it required support for new hardware and increased memory usage due to the increase in the total number of processes in the message passing interface (MPI) communication library. In addition, it required improvements of the practical usability of application development sup- port tools. This article describes such initiatives for the application development environment. features of the application development support tools, 1. Introduction and initiatives undertaken to improve performance. Supercomputer Fugaku (hereafter, Fugaku) [1] is equipped with the high performance “A64FX” CPU 2. Compiler that adopts and was developed with Arm Limited’s This section discusses the technological develop- instruction set architecture (hereafter, Arm architec- ment of the compiler for Fugaku. ture), features general versatility that supports various The compiler for Fugaku supports three lan- applications, and achieves massively parallel process- guages, Fortran/C/C++. The development objectives ing through the Tofu Interconnect D (hereafter, TofuD) were to achieve up to 100 times greater application described below. The development goal for Fugaku performance than that of the K computer for applica- was to achieve a system with up to 100 times greater tions relating to social and scientific priority issues that application performance than that of the K computer should be selectively undertaken by Fugaku (hereafter, [2]. Accomplishing this required an integrated devel- priority issue apps) and to enable the operation of vari- opment environment that supports everything from ous applications. In order to achieve these objectives, the development to the execution of applications that it is necessary to understand the features of the A64FX extract the maximum performance from the hardware. and to enhance the appropriate features. The following The developed Fugaku has demonstrated a high level two issues were extracted through cooperative design of performance by taking first place worldwide in the (co-design) with the applications. four categories of TOP500 [4], HPCG [5], HPL-AI [6], • Enhanced optimization to support the Arm and Graph500 [7] in the high-performance comput- architecture ing (HPC) rankings announced at the International • Support for the increasing use of object-oriented Supercomputing Conference (ISC) 2020 [3]. languages in recent years and optimization for This article introduces the application development integer type operations environment compiler targeting Fugaku, the message The following subsections explain the initiatives passing interface (MPI) communication library, new with respect to these issues. Fujitsu Technical Review 1 Application Development Environment for Supercomputer Fugaku 2.1 Supporting Arm architecture latter features a high rate of memory throughput. As we Promoting the application of vector instructions can see, applying loop fission and SWP even for kernels for running applications at high speed and the ap- with different characteristics can achieve a performance plication of optimizations to increase the parallelism improvement of approximately 20%, which significantly of instructions are essential for creating an advanced contributed to the goal of achieving 100 times greater compiler. application performance of the K computer. First, to promote the use of vector instructions, the Scalable Vector Extension (SVE), newly adopted 2.2 Supporting object-oriented languages by the Fugaku, was utilized. With SVE, it has become and integer type operations possible to use a predicate register to specify whether In order to broaden the range of users with or not to execute operations on each element of the Fugaku, the next objective became the ability to ex- vector instructions. As a result, this enables the vector- ecute applications from various fields in addition to ization of complex loops that include IF statements and conventional simulation programs. Therefore, it was makes it possible to execute at high speed. necessary to enhance the optimizations for integer- Next, software pipelining (SWP), which is a related operations and object-oriented programs. strength of the Fujitsu compiler, is important as an op- Accordingly, the Clang/LLVM [9] open source software timization for increasing the parallelism of instructions. (OSS) compiler was adopted, which has a proven record While the K computer has 128 vector registers, Fugaku of accelerating C/C++ language programs, as the base has a limited 32 registers. In order to effectively run and ported the optimization technologies for HPCs SWP, which requires many registers even on Fugaku, that Fujitsu has previously cultivated. In addition, the loop fission optimization was enhanced. Loop fission concurrent use of conventional functions was enabled is an optimization that considers the number of reg- to ensure compatibility with programs used with the K isters and the number of memory accesses for a loop computer and traditional programs to make it easy to with many statements and fissions the statements into port from the K computer. loops to which SWP can be applied. Figure 1 shows the evaluation results of the 3. Communication library physical process kernel and the dynamic process kernel MPI is the de facto standard for the communica- for NICAM [8], which is one of the priority issue apps. tion application programming interface (API) used with The former features loop structures with a lot of com- highly parallel applications in the HPC field, and the putational complexity and branch processing, while the performance of the communication library with MPI implemented significantly impacts the practical usabil- ity of an HPC system. With the K computer, Open MPI 1.0 was used, which is an OSS that has implemented the 0.8 MPI standard, as the base and added unique improve- ments to obtain a high level of performance. Fugaku 0.6 also inherited this library, but there were issues with the support for the new hardware and memory usage 0.4 Tie ati due to the increase in the number of processes. 0.2 This section discusses the communication library initiative for Fugaku with respect to these issues. 0.0 hsical cess enel naic cess enel 3.1 Supporting new hardware Optiiatins alie Optiiatins alie t cute t Fuau With the K computer, we adopted the Torus Fusion The ati when the eecutin tie is set t tiiatins alie Interconnect (hereafter, Tofu) [10] which is a node in- t the cute terconnect with a six-dimensional mesh/torus topology that connects many processors in higher dimensions. Figure 1 Optimization effects in the NICAM kernel. The Fugaku adopted Tofu Interconnect D (hereafter, 2 Fujitsu Technical Review Application Development Environment for Supercomputer Fugaku TofuD) [11] which, in comparison with Tofu, enhances significantly improved the communication bandwidth the number of simultaneous communications, fault tol- (Figure 2). erance, and barrier synchronous communication, etc. Moreover, the communication function used The TofuD installed in the Fugaku has an en- for barrier communication [12] acceleration was en- hanced communication speed of 6.8 GB/s compared to hanced in TofuD. By utilizing this enhancement, barrier the 5 GB/s of the Tofu used in the K computer. However, communication acceleration can also be applied to pat- because the ratio of improvement for communication terns in which communications occur due to multiple speed does not extend to that for computing perfor- processes within a node. Compared to the K computer, mance, the conventional collective communication the data length that the TofuD barrier communication algorithm, which performs data broadcasting and (hereafter, Tofu barrier communication) can be applied reduction operations involving the coordination of to has increased from one element to three elements each rank, cannot maximally utilize the computing (floating-point numbers) or six elements (integers). performance under those conditions. Because the Due to the significant acceleration compared to a soft- number of links capable of simultaneous communica- ware implementation, even in a range that exceeds tion was increased from four in the K computer to six these numbers of elements supported by the hardware, in the Fugaku, it was important to utilize this to refine there is a range in which further communication ac- the collective communication algorithm to fully utilize celeration can be achieved (Figure 3) beyond a pure the communication performance of the TofuD. In the software implementation by repeatedly calling the Tofu Fugaku, six instances of simultaneous communication barrier communication in the software. By adding an are transmitted via the five collective communication optional function that repeatedly executes Tofu barrier functions consisting
Load more

Recommended publications
  • File System and Power Management Enhanced for Supercomputer Fugaku
    File System and Power Management Enhanced for Supercomputer Fugaku Hideyuki Akimoto Takuya Okamoto Takahiro Kagami Ken Seki Kenichirou Sakai Hiroaki Imade Makoto Shinohara Shinji Sumimoto RIKEN and Fujitsu are jointly developing the supercomputer Fugaku as the successor to the K computer with a view to starting public use in FY2021. While inheriting the software assets of the K computer, the plan for Fugaku is to make improvements, upgrades, and functional enhancements in various areas such as computational performance, efficient use of resources, and ease of use. As part of these changes, functions in the file system have been greatly enhanced with a focus on usability in addition to improving performance and capacity beyond that of the K computer. Additionally, as reducing power consumption and using power efficiently are issues common to all ultra-large-scale computer systems, power management functions have been newly designed and developed as part of the up- grading of operations management software in Fugaku. This article describes the Fugaku file system featuring significantly enhanced functions from the K computer and introduces new power management functions. 1. Introduction application development environment are taken up in RIKEN and Fujitsu are developing the supercom- separate articles [1, 2], this article focuses on the file puter Fugaku as the successor to the K computer and system and operations management software. The are planning to begin public service in FY2021. file system provides a high-performance and reliable The Fugaku is composed of various kinds of storage environment for application programs and as- system software for supporting the execution of su- sociated data.
    [Show full text]
  • Supercomputer Fugaku
    Supercomputer Fugaku Toshiyuki Shimizu Feb. 18th, 2020 FUJITSU LIMITED Copyright 2020 FUJITSU LIMITED Outline ◼ Fugaku project overview ◼ Co-design ◼ Approach ◼ Design results ◼ Performance & energy consumption evaluation ◼ Green500 ◼ OSS apps ◼ Fugaku priority issues ◼ Summary 1 Copyright 2020 FUJITSU LIMITED Supercomputer “Fugaku”, formerly known as Post-K Focus Approach Application performance Co-design w/ application developers and Fujitsu-designed CPU core w/ high memory bandwidth utilizing HBM2 Leading-edge Si-technology, Fujitsu's proven low power & high Power efficiency performance logic design, and power-controlling knobs Arm®v8-A ISA with Scalable Vector Extension (“SVE”), and Arm standard Usability Linux 2 Copyright 2020 FUJITSU LIMITED Fugaku project schedule 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 Fugaku development & delivery Manufacturing, Apps Basic Detailed design & General Feasibility study Installation review design Implementation operation and Tuning Select Architecture & Co-Design w/ apps groups apps sizing 3 Copyright 2020 FUJITSU LIMITED Fugaku co-design ◼ Co-design goals ◼ Obtain the best performance, 100x apps performance than K computer, within power budget, 30-40MW • Design applications, compilers, libraries, and hardware ◼ Approach ◼ Estimate perf & power using apps info, performance counts of Fujitsu FX100, and cycle base simulator • Computation time: brief & precise estimation • Communication time: bandwidth and latency for communication w/ some attributes for communication patterns • I/O time: ◼ Then, optimize apps/compilers etc. and resolve bottlenecks ◼ Estimation of performance and power ◼ Precise performance estimation for primary kernels • Make & run Fugaku objects on the Fugaku cycle base simulator ◼ Brief performance estimation for other sections • Replace performance counts of FX100 w/ Fugaku params: # of inst. commit/cycle, wait cycles of barrier, inst.
    [Show full text]
  • Management Direction Update
    • Thank you for taking the time out of your busy schedules today to participate in this briefing on our fiscal year 2020 financial results. • To prevent the spread of COVID-19 infections, we are holding today’s event online. We apologize for any inconvenience this may cause. • My presentation will offer an overview of the progress of our management direction. To meet the management targets we announced last year for FY2022, I will explain the initiatives we have undertaken in FY2020 and the areas on which we will focus this fiscal year and into the future. Copyright 2021 FUJITSU LIMITED 0 • It was just around a year ago that we first defined our Purpose: “to make the world more sustainable by building trust in society through innovation.” • Today, all of our activities are aligned to achieve this purpose. Copyright 2021 FUJITSU LIMITED 1 Copyright 2021 FUJITSU LIMITED 2 • First, I would like to provide a summary of our financial results for FY2020. • The upper part of the table shows company-wide figures for Fujitsu. Consolidated revenue was 3,589.7 billion yen, and operating profit was 266.3 billion yen. • In the lower part of the table, which shows the results in our core business of Technology Solutions, consolidated revenue was 3,043.6 billion yen, operating profit was 188.4 billion yen, and our operating profit margin was 6.2%. • Due to the impact of COVID-19, revenue fell, but because of our shift toward the services business and greater efficiencies, on a company-wide basis our operating profit and profit for the year were the highest in Fujitsu’s history.
    [Show full text]
  • Integrated Report 2019 the Fujitsu Way CONTENTS
    FUJITSU GROUP Integrated Report 2019 Report FUJITSU Integrated GROUP Fujitsu Group Integrated Report 2019 The Fujitsu Way CONTENTS The Fujitsu Way articulates the principles LETTER FROM THE MANAGEMENT 02 of the Fujitsu Group’s purpose in society, the values MESSAGE TO 02 MESSAGE TO SHAREHOLDERS AND INVESTORS SHAREHOLDERS AND INVESTORS it upholds, and the code of conduct that Group Takahito Tokita Representative Director and President employees follow in their daily business activities. CORPORATE VALUES By adhering to the values of the Fujitsu Way FUJITSU GROUP OVERVIEW What we strive for: 08 FUJITSU AT A GLANCE in their daily business activities, all Fujitsu Group Society and In all our actions, we protect the Environment environment and contribute to society. 10 FINANCIAL HIGHLIGHTS employees aim to enhance corporate value Profit and Growth We strive to meet the expectations of 11 ENVIRONMENT, SOCIETY, AND GOVERNANCE HIGHLIGHTS customers, employees, and shareholders. and contribute to global society. 12 MANAGEMENT CAPITAL: KEY DATA Shareholders We seek to continuously increase our 14 BOARD OF DIRECTORS / AUDIT & SUPERVISORY BOARD MEMBERS and Investors corporate value. Global Perspective We think and act from a global perspective. What we value: SPECIAL FEATURE: MANAGEMENT DIRECTION Employees We respect diversity and support individual 16 MANAGEMENT DIRECTION—TOWARD FUJITSU’S GROWTH growth. 17 Market Overview Customers We seek to be their valued and trusted Core Policy partner. 18 CORPORATE VISION Business Partners We build mutually beneficial relationships. 19 The Anticipated DX Business Technology We seek to create new value through 20 A New Company to Drive the DX Business Through our constant pursuit of innovation.
    [Show full text]
  • Performance Tuning of Graph500 Benchmark on Supercomputer Fugaku
    Performance tuning of Graph500 benchmark on Supercomputer Fugaku Masahiro Nakao (RIKEN R-CCS) Outline Graph500 Benchmark Supercomputer Fugaku Tuning Graph500 Benchmark on Supercomputer Fugaku 2 Graph500 https://graph500.org Graph500 has started since 2010 as a competition for evaluating performance of large-scale graph processing The ranking is updated twice a year (June and November) Fugaku won the awards twice in 2020 One of kernels in Graph500 is BFS (Breadth-First Search) An artificial graph called the Kronecker graph is used Some vertices are connected to many other vertices while numerous others are connected to only a few vertices Social network is known to have a similar property 3 Overview of BFS BFS Input：graph and root Output：BFS tree Data structure and BFS algorithm are free 4 Hybrid-BFS [Beamer, 2012] Scott Beamer et al. Direction-optimizing breadth-first search, SC ’12 It is suitable for small diameter graphs used in Graph500 Perform BFS while switching between Top-down and Bottom-up In the middle of BFS, the number of vertices being visited increases explosively, so it is inefficient in only Top-down Top-down Bottom-up 0 0 1 1 1 1 1 1 Search for unvisited vertices Search for visited vertices from visited vertices from unvisited vertices 5 2D Hybrid-BFS [Beamer, 2013] Scott Beamer, et. al. Distributed Memory Breadth- First Search Revisited: Enabling Bottom-Up Search. IPDPSW '13. Distribute the adjacency matrix to a 2D process grid (R x C) Communication only within the column process and within the row process Allgatherv, Alltoallv,
    [Show full text]
  • The Blue Gene/Q Compute Chip
    The Blue Gene/Q Compute Chip Ruud Haring / IBM BlueGene Team © 2011 IBM Corporation Acknowledgements The IBM Blue Gene/Q development teams are located in – Yorktown Heights NY, – Rochester MN, – Hopewell Jct NY, – Burlington VT, – Austin TX, – Bromont QC, – Toronto ON, – San Jose CA, – Boeblingen (FRG), – Haifa (Israel), –Hursley (UK). Columbia University . University of Edinburgh . The Blue Gene/Q project has been supported and partially funded by Argonne National Laboratory and the Lawrence Livermore National Laboratory on behalf of the United States Department of Energy, under Lawrence Livermore National Laboratory Subcontract No. B554331 2 03 Sep 2012 © 2012 IBM Corporation Blue Gene/Q . Blue Gene/Q is the third generation of IBM’s Blue Gene family of supercomputers – Blue Gene/L was announced in 2004 – Blue Gene/P was announced in 2007 . Blue Gene/Q – was announced in 2011 – is currently the fastest supercomputer in the world • June 2012 Top500: #1,3,7,8, … 15 machines in top100 (+ 101-103) – is currently the most power efficient supercomputer architecture in the world • June 2012 Green500: top 20 places – also shines at data-intensive computing • June 2012 Graph500: top 2 places -- by a 7x margin – is relatively easy to program -- for a massively parallel computer – and its FLOPS are actually usable •this is not a GPGPU design … – incorporates innovations that enhance multi-core / multi-threaded computing • in-memory atomic operations •1st commercial processor to support hardware transactional memory / speculative execution •… – is just a cool chip (and system) design • pushing state-of-the-art ASIC design where it counts • innovative power and cooling 3 03 Sep 2012 © 2012 IBM Corporation Blue Gene system objectives .
    [Show full text]
  • MT-Lib: a Topology-Aware Message Transfer Library for Graph500 on Supercomputers Xinbiao Gan
    IEEE TRANSACTIONS ON JOURNAL NAME, MANUSCRIPT ID 1 MT-lib: A Topology-aware Message Transfer Library for Graph500 on Supercomputers Xinbiao Gan Abstract—We present MT-lib, an efficient message transfer library for messages gather and scatter in benchmarks like Graph500 for Supercomputers. Our library includes MST version as well as new-MST version. The MT-lib is deliberately kept light-weight, efficient and friendly interfaces for massive graph traverse. MST provides (1) a novel non-blocking communication scheme with sending and receiving messages asynchronously to overlap calculation and communication;(2) merging messages according to the target process for reducing communication overhead;(3) a new communication mode of gathering intra-group messages before forwarding between groups for reducing communication traffic. In MT-lib, there are (1) one-sided message; (2) two-sided messages; and (3) two-sided messages with buffer, in which dynamic buffer expansion is built for messages delivery. We experimented with MST and then testing Graph500 with MST on Tianhe supercomputers. Experimental results show high communication efficiency and high throughputs for both BFS and SSSP communication operations. Index Terms—MST; Graph500; Tianhe supercomputer; Two-sided messages with buffer —————————— —————————— 1 INTRODUCTION HE development of high-performance supercompu- large graphs, a new benchmark called the Graph500 was T ting has always been a strategic goal for many coun- proposed in 2010[3]. Differently from the Top 500 used to tries [1,2]. Currently, exascale computing poses severe ef- supercomputers metric with FLOPS (Floating Point Per ficiency and stability challenges. Second) for compute-intensive su-percomputing applica- Large-scale graphs have applied to many seminars from tions.
    [Show full text]
  • World's Fastest Computer
    HISTORY OF FUJITSU LIMITED SUPERCOMPUTING “FUGAKU” – World’s Fastest Computer Birth of Fugaku Fujitsu has been developing supercomputer systems since 1977, equating to over 40 years of direct hands-on experience. Fujitsu determined to further expand its HPC thought leadership and technical prowess by entering into a dedicated partnership with Japan’s leading research institute, RIKEN, in 2006. This technology development partnership led to the creation of the “K Computer,” successfully released in 2011. The “K Computer” raised the bar for processing capabilities (over 10 PetaFLOPS) to successfully take on even larger and more complex challenges – consistent with Fujitsu’s corporate charter of tackling societal challenges, including global climate change and sustainability. Fujitsu and Riken continued their collaboration by setting aggressive new targets for HPC solutions to further extend the ability to solve complex challenges, including applications to deliver improved energy efficiency, better weather and environmental disaster prediction, and next generation manufacturing. Fugaku, another name for Mt. Fuji, was announced May 23, 2019. Achieving The Peak of Performance Fujitsu Ltd. And RIKEN partnered to design the next generation supercomputer with the goal of achieving Exascale performance to enable HPC and AI applications to address the challenges facing mankind in various scientific and social fields. Goals of the project Ruling the Rankings included building and delivering the highest peak performance, but also included wider adoption in applications, and broader • : Top 500 list First place applicability across industries, cloud and academia. The Fugaku • First place: HPCG name symbolizes the achievement of these objectives. • First place: Graph 500 Fugaku’s designers also recognized the need for massively scalable systems to be power efficient, thus the team selected • First place: HPL-AI the ARM Instruction Set Architecture (ISA) along with the Scalable (real world applications) Vector Extensions (SVE) as the base processing design.
    [Show full text]
  • Supercomputers – Prestige Objects Or Crucial Tools for Science and Industry?
    Supercomputers – Prestige Objects or Crucial Tools for Science and Industry? Hans W. Meuer a 1, Horst Gietl b 2 a University of Mannheim & Prometeus GmbH, 68131 Mannheim, Germany; b Prometeus GmbH, 81245 Munich, Germany; This paper is the revised and extended version of the Lorraine King Memorial Lecture Hans Werner Meuer was invited by Lord Laird of Artigarvan to give at the House of Lords, London, on April 18, 2012. Keywords: TOP500, High Performance Computing, HPC, Supercomputing, HPC Technology, Supercomputer Market, Supercomputer Architecture, Supercomputer Applications, Supercomputer Technology, Supercomputer Performance, Supercomputer Future. 1 e-mail: [email protected] 2 e-mail: [email protected] 1 Content 1 Introduction ..................................................................................................................................... 3 2 The TOP500 Supercomputer Project ............................................................................................... 3 2.1 The LINPACK Benchmark ......................................................................................................... 4 2.2 TOP500 Authors ...................................................................................................................... 4 2.3 The 39th TOP500 List since 1993 .............................................................................................. 5 2.4 The 39th TOP10 List since 1993 ...............................................................................................
    [Show full text]
  • An Analysis of System Balance and Architectural Trends Based on Top500 Supercomputers
    ORNL/TM-2020/1561 An Analysis of System Balance and Architectural Trends Based on Top500 Supercomputers Hyogi Sim Awais Khan Sudharshan S. Vazhkudai Approved for public release. Distribution is unlimited. August 11, 2020 DOCUMENT AVAILABILITY Reports produced after January 1, 1996, are generally available free via US Department of Energy (DOE) SciTech Connect. Website: www.osti.gov/ Reports produced before January 1, 1996, may be purchased by members of the public from the following source: National Technical Information Service 5285 Port Royal Road Springfield, VA 22161 Telephone: 703-605-6000 (1-800-553-6847) TDD: 703-487-4639 Fax: 703-605-6900 E-mail: [email protected] Website: http://classic.ntis.gov/ Reports are available to DOE employees, DOE contractors, Energy Technology Data Ex- change representatives, and International Nuclear Information System representatives from the following source: Office of Scientific and Technical Information PO Box 62 Oak Ridge, TN 37831 Telephone: 865-576-8401 Fax: 865-576-5728 E-mail: [email protected] Website: http://www.osti.gov/contact.html This report was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government nor any agency thereof, nor any of their employees, makes any warranty, express or implied, or assumes any legal lia- bility or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or rep- resents that its use would not infringe privately owned rights. Refer- ence herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise, does not nec- essarily constitute or imply its endorsement, recommendation, or fa- voring by the United States Government or any agency thereof.
    [Show full text]
  • Looking Back on Supercomputer Fugaku Development Project
    Special Contribution Looking Back on Supercomputer Fugaku Development Project Yutaka Ishikawa RIKEN Center for Computational Science Project Leader, Flagship 2020 Project For the purpose of leading the resolution of various social and scientific issues surrounding Japan and contributing to the promotion of science and technology, strengthening industry, and building a safe and secure nation, RIKEN (The Institute of Physical and Chemical Research), and Fujitsu have worked on the research and development of the supercomputer Fugaku (here- after, Fugaku) since 2014. The installation of the hardware was completed in May 2020 and, in June, the world’s top performance was achieved in terms of the results of four benchmarks: Linpack, HPCG, Graph500, and HPL-AI. At present, we are continuing to make adjustments ahead of public use in FY2021. This article looks back on the history of the Fugaku development project from the preparation period and the two turning points that had impacts on the entire project plan. the system: system power consumption of 30 to 40 MW, 1. Introduction and 100 times higher performance than the K com- The supercomputer Fugaku (hereafter, Fugaku) is puter in some actual applications. one of the outcomes of the Flagship 2020 Project (com- This article looks back on the history of the Post-K monly known as the Post-K development), initiated by project since the preparation period and the two turn- the Ministry of Education, Culture, Sports, Science and ing points that had impacts on the entire project plan. Technology (MEXT) starting in FY2014. This project consists of two parts: development of a successor to 2.
    [Show full text]
  • Scalable Graph Traversal on Sunway Taihulight with Ten Million Cores
    2017 IEEE International Parallel and Distributed Processing Symposium Scalable Graph Traversal on Sunway TaihuLight with Ten Million Cores Heng Lin†, Xiongchao Tang†, Bowen Yu†, Youwei Zhuo1,‡, Wenguang Chen†§, Jidong Zhai†, Wanwang Yin¶, Weimin Zheng† †Tsinghua University, ‡University of Southern California, §Research Institute of Tsinghua University in Shenzhen, ¶National Research Centre of Parallel Computer Engineering and Technology Email: {linheng11, txc13, yubw15}@mails.tsinghua.edu.cn, {cwg, zhaijidong, zwm-dcs}@tsinghua.edu.cn, [email protected] Abstract—Interest has recently grown in efficiently analyzing Although considerable amount of research has been unstructured data such as social network graphs and protein devoted to implementing BFS on large-scale distributed sys- structures. A fundamental graph algorithm for doing such task tems [3]–[5], rather less attention has been paid to systems is the Breadth-First Search (BFS) algorithm, the foundation for with accelerators. many other important graph algorithms such as calculating the Notably, only one machine among the top ten in the shortest path or finding the maximum flow in graphs. Graph500 list of November 2015 (Tianhe-2) has accelera- In this paper, we share our experience of designing and tors [2]. Furthermore, Tianhe-2 does not use the accelerators implementing the BFS algorithm on Sunway TaihuLight, a for its Graph500 benchmark test, while the accelerators are newly released machine with 40,960 nodes and 10.6 million fully employed for its Linpack performance. accelerator cores. It tops the Top500 list of June 2016 with a The question of how irregular applications, such as BFS, 93.01 petaflops Linpack performance [1]. can leverage the power of accelerators in large-scale parallel Designed for extremely large-scale computation and power computers is still left to be answered.
    [Show full text]