DOCSLIB.ORG

The Virtutech Simics Platform

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
The Virtutech Simics Platform Simulating Computer Systems Jakob Engblom, PhD Business Development Manager Virtutech [email protected] Simulation: Modeling + Execution • Simulation: a way to study the world • Build a model of a system • Try scenarios on this model – Experimental, not analytical approach • Understand the real system from the model 2 Copyright © 1998-2005 Virtutech, All rights reserved. CONFIDENTIAL 3/15/2007 Simulation Advantages • “Just software” • Inspectability • Availability – Any variable or property can be observed, even if – Easy to copy & distribute hidden in the real world – Requires no special lab – Good for global reach • Controllability • Flexibility – Any variable or property can be changed – A computer can be “any” – Controlled experiments, system, no fixed lab not real-world random setup • Turn-around time • Configurability – Easy to change – Virtual car crashes configuration and create – Virtual prototypes rather new configurations than physical prototypes – Easy to vary parameters 3 Copyright © 1998-2005 Virtutech, All rights reserved. CONFIDENTIAL 3/15/2007 Simulating Computer Systems Embedded Computer System Communications networks Software stack Applications Middleware, libraries Operating system BootROM, drivers, HAL Controlled Environment Human user interface 5 Copyright © 1998-2005 Virtutech, All rights reserved. CONFIDENTIAL 3/15/2007 Simulating Embedded Computer System Communications networks We willSoftware stack focus on Applications running the software Middleware, libraries today Operating system BootROM, drivers, HAL Simulation: “fake” one or Controlled Each piece has its more of the system Environment own simulation issues pieces to enable work on and specialized other pieces. Some parts simulation tools may be physical, while Human user interface others are virtual. 6 Copyright © 1998-2005 Virtutech, All rights reserved. CONFIDENTIAL 3/15/2007 Why? Avoiding Hardware • Some simulation work is motivated by the clear advantages of simulation over real hardware – Control, visibility, access – No damage to physical objects (testing a tank, for example) – Faster turn-around times for experiments – Early availability compresses development schedules • Much simulation work is motivated by the necessity of avoiding physical hardware – even when hardware is considered the ideal solution – Avoid inconvenience – Save costs – Get around slipping hardware schedules – Insufficient number of real systems available 7 Copyright © 1998-2005 Virtutech, All rights reserved. CONFIDENTIAL 3/15/2007 User Interface Simulation • A category of tools of its own • Many different levels: • Part of many other – Virtual serial ports simulation tools – Virtual graphical screen & mouse like VmWare – Clickable simulation of touch screens – Clickable panels of buttons – LED panels – Full hardware mockups connected over CAN bus to PC • Software: – Simulated by scripts – Special code for special API – Actual target code in some form of other simulator 8 Copyright © 1998-2005 Virtutech, All rights reserved. CONFIDENTIAL 3/15/2007 Environment & Mechanical Simulation • Very large field in its own • Used in all industries right, largely independent of • History of 50 years computer systems • Commonly used for control • Largest players: algorithm development – Finite Element Methods Key part of the model-driven – MatLab/Simulink • – LabView/Matrixx architecture/model-driven design paradigm in automotive 9 Copyright © 1998-2005 Virtutech, All rights reserved. CONFIDENTIAL 3/15/2007 Network Simulation • Connections between • Move packets between abstracted nodes, to study simulated nodes communication patterns – No understanding of – Contains models of node protocols behavior, no actual code – Runs real code on all nodes – ns2 – Virtutech Simics • “Rest of network simulation” • Integrate physical and to provide environment for a simulated nodes single node – “Hardware in the loop” – Understands protocols • Networks: – Vector CANOE – Ethernet, AFDX, CAN, LIN, – Nethawk tools FlexRay, MOST, PCIe, I2C, • Dumb traffic generation LonWorks, ARINC 429, MIL-STD-1553, serial, RapidIO, VME, SpaceWire, USB, FireWire, ... 10 Copyright © 1998-2005 Virtutech, All rights reserved. CONFIDENTIAL 3/15/2007 Rest-of-Network Example This is from nethawk.fi: complete sim for UMTS, PSTN, GSM networks. All protocols and all nodes types. 400 employees to maintain. 11 Copyright © 1998-2005 Virtutech, All rights reserved. CONFIDENTIAL 3/15/2007 Simulating a Single Computer System Simulation Use Cases • Processor Design • System-on-Chip Design – Detailed models of – Combining processors, processor pipeline, caches accelerators, devices – Determine architecture of – Processors “fixed” next-generation processors – Architecture exploration – Classic field of comp sim – Sizing, performance, optimization of hardware • Running benchmarks is the – Focus on hardware primary goal designer needs – Needs system-level to handle modern workloads • Fidelity to target is primary – Multithreading on multicore driver for models processors – Timing – Many techniques to – Bandwidth increase speed to increase – Latency test breadth – Bus structure – Can get away with simplified system model • All components in the outside processor architectures are equals 13 Copyright © 1998-2005 Virtutech, All rights reserved. CONFIDENTIAL 3/15/2007 System Simulation Use Cases • Hardware Verification • Timing-Sensitive Software – Devices in an SoC Development – Alternative to fixed tests – Depends on detailed – Use simulation to derive hardware timing test cases and determine – Small codes correct results – Close to hardware – Run system simulation – Optimized DSP kernels alongside VHDL/Verilog simulation of actual implementation • Execution time accuracy is the primary driver for model Test-Case Coverage and – Detailed timing model from • processor and outwards Realism are drivers – Execution speed secondary – Test cases generated – Insight into performance should cover real-world characteristics usage scenarios – Has to use quite a large system to be true to real- world behavior 14 Copyright © 1998-2005 Virtutech, All rights reserved. CONFIDENTIAL 3/15/2007 System Simulation Use Cases • General Software • Production Use Development – Use simulated/virtual machines – Focus on general software to run software in production developer needs – VmWare, Xen, Parallels, etc. – Execute large workloads (OS, – Mac PPC emulation applications) – Little attempt so support debug – Debug & inspection features • Raw speed of execution is the • Speed of execution with fidelity key driver for simulator design is the primary driver for model – Usually no need to model a – Abstract as far as possible particular hardware, just – Approximate timing something that runs the right – JIT-compiling processor OS and application models – Typically not cross-target • Clear difference between – Pseudo-devices acceptable processors and devices in the system, processors dominate execution time 15 Copyright © 1998-2005 Virtutech, All rights reserved. CONFIDENTIAL 3/15/2007 Summary • The level of detail and what is being modeled varies greatly across use cases • Different roles have different needs 16 Copyright © 1998-2005 Virtutech, All rights reserved. CONFIDENTIAL 3/15/2007 Enough Detail is Enough • Computer games masters of sufficient abstraction • ”Life-like” action: – Momentum – Friction – Steering – Engine torque • But: not nuts & bolts of cars • Simulate only what is observable and relevant for the intended user Grand-Prix Legends 17 Copyright © 1998-2005 Virtutech, All rights reserved. CONFIDENTIAL 3/15/2007 Simulation Detail Levels • SystemC defines five levels of model abstractionNote: which production offer a use good map of abstraction levels for system modelingis not on this map Meaning Style Comments AL Algorithmic Level UML, SDL, Matlab Not concrete enough models to run software PV Programmer’s View Transaction-level 100+ MIPS, software with simple time development PVT Programmer’s View, Transactions with 10+ MIPS, Low-level with Timing precise time software devel, some SoC architecting CC Cycle-Callable Bit-level with <1 MIPS, Hardware precise timing validation, comp.arch RTL Implementation VHDL/Verilog <1 MIPS, Hardware implementation validation 18 Copyright © 1998-2005 Virtutech, All rights reserved. CONFIDENTIAL 3/15/2007 Simulating for Software Development “Virtual Software Development” Where are we? • In “Simulation for General Software Development” • For embedded systems mainly 20 Copyright © 1998-2005 Virtutech, All rights reserved. CONFIDENTIAL 3/15/2007 Electronics Is Software Electronics is software. Shipping a system is largely about identifying and removing defects from the software and keeping them from creeping back in as the product evolves. 21 Copyright © 1998-2005 Virtutech, All rights reserved. CONFIDENTIAL 3/15/2007 Traditional Software Development • Software development methodology creates production binary Application stack • Production binary runs on the real Operating system hardware Hardware-sensitive software Actual hardware 22 Copyright © 1998-2005 Virtutech, All rights reserved. CONFIDENTIAL 3/15/2007 Virtualized Software Development • Same binary runs inside virtualized Application stack software development environment Operating system Hardware-sensitive software Model of HW 23 Copyright © 1998-2005 Virtutech, All rights reserved. CONFIDENTIAL 3/15/2007 Simulating the Software Stack User program Goal: run your embedded software on a PC instead of Java VM DB Middleware on a physical target Operating
Load more

Recommended publications
  • Simics* Model Library for Eagle Stream Simulation Environment
    Simics* Model Library for Eagle Stream Simulation Environment Release Notes May 2020 Revision V0.6.00 Intel Confidential Notice: This document contains information on products in the design phase of development. The information here is subject to change without notice. Do not finalize a design with this information. Intel technologies’ features and benefits depend on system configuration and may require enabled hardware, software, or service activation. Learn more at intel.com, or from the OEM or retailer. No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resulting from such losses. You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps. Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
    [Show full text]
  • Fax86: an Open-Source FPGA-Accelerated X86 Full-System Emulator
    FAx86: An Open-Source FPGA-Accelerated x86 Full-System Emulator by Elias El Ferezli A thesis submitted in conformity with the requirements for the degree of Master of Applied Science (M.A.Sc.) Graduate Department of Electrical and Computer Engineering University of Toronto Copyright c 2011 by Elias El Ferezli Abstract FAx86: An Open-Source FPGA-Accelerated x86 Full-System Emulator Elias El Ferezli Master of Applied Science (M.A.Sc.) Graduate Department of Electrical and Computer Engineering University of Toronto 2011 This thesis presents FAx86, a hardware/software full-system emulator of commodity computer systems using x86 processors. FAx86 is based upon the open-source IA-32 full-system simulator Bochs and is implemented over a single Virtex-5 FPGA. Our first prototype uses an embedded PowerPC to run the software portion of Bochs and off- loads the instruction decoding function to a low-cost hardware decoder since instruction decode was measured to be the most time consuming part of the software-only emulation. Instruction decoding for x86 architectures is non-trivial due to their variable length and instruction encoding format. The decoder requires only 3% of the total LUTs and 5% of the BRAMs of the FPGA's resources making the design feasible to replicate for many- core emulator implementations. FAx86 prototype boots Linux Debian version 2.6 and runs SPEC CPU 2006 benchmarks. FAx86 improves simulation performance over the default Bochs by 5 to 9% depending on the workload. ii Acknowledgements I would like to begin by thanking my supervisor, Professor Andreas Moshovos, for his patient guidance and continuous support throughout this work.
    [Show full text]
  • Hardware Mechanisms for Distributed Dynamic Software Analysis
    Hardware Mechanisms for Distributed Dynamic Software Analysis by Joseph Lee Greathouse A dissertation submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy (Computer Science and Engineering) in The University of Michigan 2012 Doctoral Committee: Professor Todd M. Austin, Chair Professor Scott Mahlke Associate Professor Robert Dick Associate Professor Jason Nelson Flinn c Joseph Lee Greathouse All Rights Reserved 2012 To my parents, Gail and Russell Greathouse. Without their support throughout my life, I would never have made it this far. ii Acknowledgments First and foremost, I must thank my advisor, Professor Todd Austin, for his help and guid- ance throughout my graduate career. I started graduate school with the broad desire to “research computer architecture,” but under Professor Austin’s watch, I have been able to hone this into work that interests us both and has real applications. His spot-on advice about choosing topics, performing research, writing papers, and giving talks has been an invaluable introduction to the research world. The members of my committee, Professors Robert Dick, Jason Flinn, and Scott Mahlke, also deserve special gratitude. Their insights, comments, and suggestions have immea- surably improved this dissertation. Together their expertise spans low-level hardware to systems software and beyond. This meant that I needed to ensure that any of my ideas were defensible from all sides. I have been fortunate enough to collaborate with numerous co-authors. I have often published with Professor Valeria Bertacco, who, much like Professor Austin, has given me invaluable advice during my time at Michigan. I am extremely lucky to have had the chance to work closely with Ilya Wagner, David Ramos, and Andrea Pellegrini, all of whom have continued to be good friends even after the high-stress publication process.
    [Show full text]
  • Case Studies: Memory Behavior of Multithreaded Multimedia and AI Applications
    Case Studies: Memory Behavior of Multithreaded Multimedia and AI Applications Lu Peng*, Justin Song, Steven Ge, Yen-Kuang Chen, Victor Lee, Jih-Kwon Peir*, and Bob Liang * Computer Information Science & Engineering Architecture Research Lab University of Florida Intel Corporation {lpeng, peir}@cise.ufl.edu {justin.j.song, steven.ge, yen-kuang.chen, victor.w.lee, bob.liang}@intel.com Abstract processor operated as two logical processors [3]. Active threads on each processor have their own local states, Memory performance becomes a dominant factor for such as Program Counter (PC), register file, and today’s microprocessor applications. In this paper, we completion logic, while sharing other expensive study memory reference behavior of emerging components, such as functional units and caches. On a multimedia and AI applications. We compare memory multithreaded processor, multiple active threads can be performance for sequential and multithreaded versions homogenous (from the same application), or of the applications on multithreaded processors. The heterogeneous (from different independent applications). methodology we used including workload selection and In this paper, we investigate memory-sharing behavior parallelization, benchmarking and measurement, from homogenous threads of emerging multimedia and memory trace collection and verification, and trace- AI workloads. driven memory performance simulations. The results Two applications, AEC (Acoustic Echo Cancellation) from the case studies show that opposite reference and SL (Structure Learning), were examined. AEC is behavior, either constructive or disruptive, could be a widely used in telecommunication and acoustic result for different programs. Care must be taken to processing systems to effectively eliminate echo signals make sure the disruptive memory references will not [4].
    [Show full text]
  • Ramp: Research Accelerator for Multiple Processors
    ..................................................................................................................................................................................................................................................... RAMP: RESEARCH ACCELERATOR FOR MULTIPLE PROCESSORS ..................................................................................................................................................................................................................................................... THE RAMP PROJECT’S GOAL IS TO ENABLE THE INTENSIVE, MULTIDISCIPLINARY INNOVATION John Wawrzynek THAT THE COMPUTING INDUSTRY WILL NEED TO TACKLE THE PROBLEMS OF PARALLEL David Patterson PROCESSING. RAMP ITSELF IS AN OPEN-SOURCE, COMMUNITY-DEVELOPED, FPGA-BASED University of California, EMULATOR OF PARALLEL ARCHITECTURES. ITS DESIGN FRAMEWORK LETS A LARGE, Berkeley COLLABORATIVE COMMUNITY DEVELOP AND CONTRIBUTE REUSABLE, COMPOSABLE DESIGN Mark Oskin MODULES. THREE COMPLETE DESIGNS—FOR TRANSACTIONAL MEMORY, DISTRIBUTED University of Washington SYSTEMS, AND DISTRIBUTED-SHARED MEMORY—DEMONSTRATE THE PLATFORM’S POTENTIAL. Shih-Lien Lu ...... In 2005, the computer hardware N Prototyping a new architecture in Intel industry took a historic change of direction: hardware takes approximately four The major microprocessor companies all an- years and many millions of dollars, nounced that their future products would even at only research quality. Christoforos Kozyrakis be single-chip multiprocessors, and that N Software
    [Show full text]
  • Automotive Solutions Brochure
    WIND RIVER AUTOMOTIVE SOLUTIONS The Software-Enabled Automobile Simplifying the Connected Car Software is a key differentiating factor for today’s automakers. It is critical to harnessing the opportunities of autonomous driving, creating the connected car, delivering unique driving and infotainment experiences, ensuring all-around safety, and generating new revenue streams from innovative applications. But automotive software is becoming increasingly complex, because it must Tackle complexity, increase support greater functionality to meet consumer expectations, address competitive pressures, integrate predictability, reduce costs, disparate platforms, and adapt quickly to the ever-accelerating rate of technological change, while maintaining compliance with safety and security requirements and remaining within cost targets. and speed time-to-production Software complexity, in turn, slows time-to-production and increases development costs, creating a for your automotive projects vicious cycle. with Wind River. For example, a high-end modern car has more than 100 million lines of code, 145 actuators, over 4,000 signals, 75 sensors, and more than 70 on-board computers analyzing 25 GB of data per hour. In addition, the car might have as many as 100 different electronic control units (ECUs) managing both safety-critical and non-safety-critical functions. The more complex systems become, the higher the risk that functions will interfere with each other or that one or more systems will fail. Connected cars provide a further example: employing V2X communications, they will be able to An experienced software integrator such as Wind River® can help automotive original equipment alert each other and the infrastructure to road hazards or impending collisions. But as cars become manufacturers (OEMs) and their Tier 1 suppliers manage complexity, alleviate risk, increase more dependent on wireless connectivity, both within the vehicles and externally, they become predictability, and shorten development time.
    [Show full text]
  • Computer Architectures an Overview
    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
    [Show full text]
  • Wind River Simics
    ™ AN INTEL COMPANY WIND RIVER SIMICS Electronic systems are becoming increasingly complex, with more hardware, more software, and more connectivity. Today’s systems are software intensive, using multiple processor architectures and running complex, multilayered software stacks. With an increasing empha- sis on smart and connected systems, complexity in software and hardware is unavoidable. With more connections comes additional security risk, which needs to be tested thoroughly. Compounding the challenge is the fact that developers have turned to DevOps and con- tinuous development practices to meet customer and company expectations for quick deliveries. Such methodologies rely on fast iterations for test, feedback, and deployment. Collaborative and cross-functional teams need tools to communicate and share a common development baseline. Wind River® Simics® allows developers to have on-demand access to any target system at any time. It enables more efficient collaboration between developers and quality assurance teams. Simics provides an automation API, enabling organizations to reap the business ben- efits of DevOps and continuous development practices to create and deliver better, more secure software, faster—even for complex, embedded, connected, and large IoT systems. DEVELOP SOFTWARE IN A VIRTUAL ENVIRONMENT Simics provides the access, automation, and collaboration required to enable DevOps and continuous development practices. By using virtual platforms and simulation, soft- ware developers can decouple their work from physical hardware and its limitations during development. Access to virtual hardware allows developers to do continuous integration and automated testing much sooner in the development cycle—even before the hardware design is finalized—as well as perform both testing and debugging during design and pro- totyping phases.
    [Show full text]
  • Selected Project Reports, Spring 2005 Advanced OS & Distributed Systems
    Selected Project Reports, Spring 2005 Advanced OS & Distributed Systems (15-712) edited by Garth A. Gibson and Hyang-Ah Kim Jangwoo Kim††, Eriko Nurvitadhi††, Eric Chung††; Alex Nizhner†, Andrew Biggadike†, Jad Chamcham†; Srinath Sridhar∗, Jeffrey Stylos∗, Noam Zeilberger∗; Gregg Economou∗, Raja R. Sambasivan∗, Terrence Wong∗; Elaine Shi∗, Yong Lu∗, Matt Reid††; Amber Palekar†, Rahul Iyer† May 2005 CMU-CS-05-138 School of Computer Science Carnegie Mellon University Pittsburgh, PA 15213 †Information Networking Institute ∗Department of Computer Science ††Department of Electrical and Computer Engineering Abstract This technical report contains six final project reports contributed by participants in CMU’s Spring 2005 Advanced Operating Systems and Distributed Systems course (15-712) offered by professor Garth Gibson. This course examines the design and analysis of various aspects of operating systems and distributed systems through a series of background lectures, paper readings, and group projects. Projects were done in groups of two or three, required some kind of implementation and evalution pertaining to the classrom material, but with the topic of these projects left up to each group. Final reports were held to the standard of a systems conference paper submission; a standard well met by the majority of completed projects. Some of the projects will be extended for future submissions to major system conferences. The reports that follow cover a broad range of topics. These reports present a characterization of synchronization behavior
    [Show full text]
  • First Steps Simics/GEMS on Ubuntu 7.10
    First Steps Simics/GEMS on Ubuntu 7.10 Author: Aleksandar Vitorovic, [email protected], student of Faculty of Electrical Engineering, University of Belgrade, Serbia This document is not a product of the Multifacet Group. It is a GEMS user contribution, and this document is provided as-is, without warranty or guarantee of any kind, and without support. This document may serve as a useful guide for many users, but is neither tested nor verified by any authors of the GEMS infrastructure. 1 Introduction This tutorial explains basic steps for users to get familiar with GEMS/Simics environment. It is idiot- proof tutorial. Basic think you should know to start simulator is showed. In every fork I decided to choose one option and explain it in detail. For further details and other options you should consult appropriate documentation. In chapter 2 is detailed installation process for GEMS 2.1 and Simics 3.0.30 on Ubuntu 7.10 x86. In chapter 3 is detailed installation process for Simics 2.2.19 on Ubuntu 7.10 x86. In chapter 4 there is different manuals for Frequently used Commands. In chapter 5 we explain how to add benchmark to your target machine and how to start that. In chapter 6 there is list of used references. This tutorial are provided AS IS with NO WARRANTY OF ANY KIND, INCLUDING THE WARRANTY OF DESIGN, MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE. 2 GEMS 2.1/Simics 3.0.30 Installation It is possible to install GEMS 2.1 based on Simics 3.0.30 on Ubuntu 7.10 x86 with GCC 4.1.3, although GEMS manufacturers internally work with GCC 3.4.6.
    [Show full text]
  • Partner Directory Wind River Partner Program
    PARTNER DIRECTORY WIND RIVER PARTNER PROGRAM The Internet of Things (IoT), cloud computing, and Network Functions Virtualization are but some of the market forces at play today. These forces impact Wind River® customers in markets ranging from aerospace and defense to consumer, networking to automotive, and industrial to medical. The Wind River® edge-to-cloud portfolio of products is ideally suited to address the emerging needs of IoT, from the secure and managed intelligent devices at the edge to the gateway, into the critical network infrastructure, and up into the cloud. Wind River offers cross-architecture support. We are proud to partner with leading companies across various industries to help our mutual customers ease integration challenges; shorten development times; and provide greater functionality to their devices, systems, and networks for building IoT. With more than 200 members and still growing, Wind River has one of the embedded software industry’s largest ecosystems to complement its comprehensive portfolio. Please use this guide as a resource to identify companies that can help with your development across markets. For updates, browse our online Partner Directory. 2 | Partner Program Guide MARKET FOCUS For an alphabetical listing of all members of the *Clavister ..................................................37 Wind River Partner Program, please see the Cloudera ...................................................37 Partner Index on page 139. *Dell ..........................................................45 *EnterpriseWeb
    [Show full text]
  • Automotive MRD Overview
    Developing Multicore Software is Easy, If… Freescale Technical Forum - Summer 2009 Emeka Nwafor Director, Product Management Development Tools © 2009 Wind River Systems, Inc. Abstract Multicore is here. There has been much written and discussed about how challenging developing Multicore Software can be. Most of us have heard the saying "you shouldn't bring a knife to a gunfight". This principle applies to developing Multicore Software. We will talk about how Wind River's development tools help to make developing Multicore Software easier on Freescale's family of multicore processors. We will also talk about directions that Wind River is taking to make developing Multicore Software "easy". 2 © 2009 Wind River Systems, Inc. Agenda Context: Where are we with multicore, today? What is Wind River's Multicore Software solution? Simplifying development on Freescale's multicore devices Directions for Multicore Software 3 © 2009 Wind River Systems, Inc. Some Market Trends around Multicore 12% Decline in single processor projects since 2006 18% Increase in dual-processor based designs since 2006 42% Percentage of embedded developers that say that chip technology will represent the most dramatic area change in embedded software development over the next 2-5 years 34% Percentage of embedded developers saying that embedded development / design processes will change significantly in the next 2-5 years 84% State that in-house code from previous projects is reused in new projects Source: 2009 TechInsights Embedded Market Study 4 © 2009 Wind River Systems, Inc. Some Qualitative Observations “We found that things were obscenely sensitive while we were trying to optimize the usage of our cache…” “It is very easy to write a slow multicore application and very hard to figure why it is slow.” “Software Engineers didn’t ask for multicore – it was forced on them…” “We are absolutely terrified about multicore and the challenges that parallelism and concurrency are introducing.
    [Show full text]