TSMC Integrated Fan-Out (Info) Package Apple A10 Iphone 7 Plus

Electronic Costing & Technology Experts

21 rue la Nouë Bras de Fer 44200 Nantes – France Phone : +33 (0) 240 180 916 email : [email protected] www.systemplus.fr

September 2016 – Version 1 – Written by Stéphane ELISABETH

DISCLAIMER : System Plus Consulting provides cost studies based on its knowledge of the manufacturing and selling prices of electronic components and systems. The given values are realistic estimates which do not bind System Plus Consulting nor the manufacturers quoted in the report. System Plus Consulting is in no case responsible for the consequences related to the use which is made of the contents of this report. The quoted trademarks are property of their owners. © 2016 by SYSTEM PLUS CONSULTING, all rights reserved. 1 Return to TOC

Glossary 1. Overview / Introduction 4 – A10 Die Analysis 57 – Executive Summary – A10 Die View, Dimensions & Marking – Reverse Costing Methodology – A10 Die Cross-Section – A10 Die Process Characteristics 2. Company Profile 7 – Comparison with previous generation 65 – Apple Inc. – A9 vs. A10 PoP – Apple Series Application processor – A9 vs. A10 Process – Fan-Out Packaging – TSMC Port-Folio 4. Manufacturing Process Flow 70 – TSMC inFO packaging – Chip Fabrication Unit – Packaging Fabrication Unit 3. Physical Analysis 15 – inFO Reconstitution Flow – Physical Analysis Methodology – iPhone 7 Plus Teardown 17 5. Cost Analysis 81 – A10 Die removal – Synthesis of the cost analysis – A10 Package-on-Package Analysis 23 – Main steps of economic analysis – A10 Package View, Dimensions – Yields Hypotheses – A10 Package XRay View – Die Cost Analysis 86 – A10 Package Opening – Wafer Cost – A10 Package Marking – Die Cost – A10 Package Cross-Section – inFO Packaging Cost Analysis 90 – A10 Package Cross-Section – Adhesive & Passivation – Packaging Wafer Cost – A10 package cross-Section - TIVs – Packaging Cost per process Steps – A10 package cross-Section – Solder Balls – Component Cost – A10 package cross-Section – RDL – Land-Side Decoupling Capacitor Analysis 48 6. Estimated Price Analysis 99 – Package View, Dimensions & Marking – Manufacturer Financial Ratios – LSC Package integration – Cross-Section – Estimated Selling Price – Package-on-Package Comparison 52 – Packages Comparison Overview Contact 102 – Packages LSC comparison – Package comparison cross-section

• This full reverse costing study has been conducted to provide insight on technology data, manufacturing cost and selling price of iPhone 7 Plus Application Processors, the Apple A10 .

• Located on the main board, the application processor (AP) (bottom package) and the DRAM Chip (top package) are in Package-on-Package (PoP) configuration. Depending on the version (iPhone 7 or iPhone 7 Plus), the DRAM memory has different space management.

• The Apple A10 is a Wafer-Level Package (WLP) using TSMC’s packaging technology with copper pillar as Through inFO Via (TIV) to replace the well-known Through Molded Via (TMV) technology. With this new technology, Apple marked a huge breaking point with the old traditional PoP found in the previous generations of his APs. In this report, we will show the differences and the innovations of this package: Copper Pillars, Redistribution layer, patent identification, silicon high density capacitor integration, … The detailed comparison with the Exynos 8 and the Snapdragon 820 will give the pro and the cons of the inFO technology compared to PoP packaging used in the market.

• Thanks to this inFO process, Apple is able to propose a very thin package on package, with a high number of I/O pads and better thermal management. The result is a very cost-effective component that can compete with any well-known PoP. In the report, the cost comparison is also including in order to highlight the difference.

• This report also includes a technical comparison with previous Apple AP, the A9.

Wifi FEM and antenna Apple iPhone 7 Plus Main Board (Top view) modules

A10 processor & nd baseband processor 2 part of RF components & RF transceiver

st 1 part of RF components Power managements IC & NFC

Apple iPhone 7 Plus Main Board (Top view) Apple iPhone 7 Plus Main Board (Bottom view)

Package RDL – Cross-Section – SEM View

Reverse costing analysis represents the best cost/price evaluation given the publically available data, and estimates completed by industry experts.

Given the hypothesis presented in this analysis, the major sources of correction would lead to a +/- 10% correction on the manufacturing cost (if all parameters are cumulated).

These results are open for discussion. We can reevaluate this circuit with your information. Please contact us: