EVAL-AD5677RSDZ User Guide UG-1766 One Technology Way • P.O

EVAL-AD5677RSDZ User Guide UG-1766 One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com

Evaluation Board for the AD5677R 16-Bit, 16-Channel, Voltage Output DAC

FEATURES AD5673R/AD5677R operates from a single 2.7 V to 5.5 V Full featured evaluation board for the AD5677R supply range. The AD5673R/AD5677R incorporates an internal Compatible with the AD5673R 2.5 V reference to provide an output voltage of 2.5 V or 5 V. Various link options The EVAL-AD5677RSDZ also incorporates an additional PC control in conjunction with the Analog Devices, Inc., SDP-B on-board voltage reference. board The EVAL-AD5677RSDZ interfaces to the USB port of a PC EVALUATION KIT CONTENTS via a system demonstration platform (SDP-B) board. The Analysis | Control | Evaluation (ACE) software is available for EVAL-AD5677RSDZ download from the EVAL-AD5677RSDZ product page. Use HARDWARE REQUIRED this software with the evaluation board to program the AD5673R/AD5677R. A peripheral module interface (PMOD) EVAL-SDP-CB1Z (SDP-B) board, must be purchased separately connection is also available to allow the connection of SOFTWARE REQUIRED microcontrollers to the evaluation board without the SDP-B Analysis | Control | Evaluation software, available for board. When a microcontroller is used through the PMOD download from the EVAL-AD5679RSDZ product page connection, the SDP-B board must be disconnected, and the user is unable to operate the ACE software. GENERAL DESCRIPTION The EVAL-AD5677RSDZ is compatible with any Analog This user guide describes the operation of the EVAL- Devices SDP-B board, which can be purchased separately. A AD5677RSDZ for the AD5677R 16-bit, 16-channel, voltage typical connection between the EVAL-AD5677RSDZ and the output, digital-to-analog converter (DAC). The EVAL- SDP-B controller board is shown in Figure 1. AD5677RSDZ is also compatible with the AD5673R. For full details, see the AD5673R/AD5677R data sheet, which The EVAL-AD5677RSDZ allows users to quickly prototype must be used in conjunction with this user guide when using AD5673R/AD5677R circuits and reduce design time. The the EVAL-AD5677RSDZ.

EVALUATION BOARD PHOTOGRAPH

Figure 1.

PLEASE SEE THE LAST PAGE FOR AN IMPORTANT WARNING AND LEGAL TERMS AND CONDITIONS. Rev. 0 | Page 1 of 13 UG-1766 EVAL-AD5677RSDZ User Guide

TABLE OF CONTENTS Features ...... 1 On-Board Connectors ...... 3 Evaluation Kit Contents ...... 1 Evaluation Board Software Quick Start Procedures ...... 4 Hardware Required ...... 1 Installing the Software ...... 4 Software Required ...... 1 Initial Setup ...... 4 General Description ...... 1 Functional Block Diagram and Description ...... 5 Evaluation Board Photograph ...... 1 Memory Map ...... 6 Revision History ...... 2 Evaluation Board Schematics and Artwork ...... 7 Evaluation Board Hardware ...... 3 Ordering Information...... 12 Power Supplies ...... 3 Bill of Materials ...... 12 Link Options ...... 3

REVISION HISTORY 3/2020—Revision 0: Initial Version

Rev. 0 | Page 2 of 13 EVAL-AD5677RSDZ User Guide UG-1766

EVALUATION BOARD HARDWARE POWER SUPPLIES LINK OPTIONS The EVAL-AD5677RSDZ provides on-board 3.3 V and 5 V A number of link options are incorporated on the EVAL- regulators powered through the USB supply or from an external AD5679RSDZ and must be set for the required operating source. If a different supply is required, or if the evaluation board is conditions before using the board. The functions of these link controlled through the PMOD connector, an external supply options are described in Table 2. must be provided by the external supply voltage (EXTSUP) ON-BOARD CONNECTORS connector. See Table 1 for more information. Table 3 shows the connectors on the EVAL-AD5677RSDZ. Each supply is decoupled to ground with 10 μF tantalum and 0.1 μF ceramic capacitors.

Table 1. Power Supply Connectors Connector Label External Voltage Supplies Description EXTSUP, Pin 1 External analog power supply from 2.7 V to 5.5 V. EXTSUP, Pin 2 Analog ground. EXT_REF External voltage reference. The AD5673R/AD5677R requires an external voltage reference.

Table 2. Link Functions Link Description PWR_SEL This link selects the primary analog voltage source for the 3.3 V output and 5 V output for VDD_SEL. There are two options, as follows: The USB option selects the USB supply from Pin 5 of the 120-pin connector of the SDP-B board. The EXT option selects an EXTSUP connector. The voltage applied to EXTSUP must be between 2.7 V and 5.5 V. VDD_SEL This link selects the DAC analog voltage source. There are three options, as follows: The 5V0 option selects the on-board 5 V source from the LTC3536. The 3V3 option selects the on-board 3.3 V source from the ADM7160. The EXT option selects an EXTSUP connector. The voltage applied to EXTSUP must be between 2.7 V and 5.5 V. GAIN_SEL This link selects the gain setting for the DAC. There are three options, as follows: The gain option allows the ACE plug-in to control the gain setting of the device. The high option selects gain = 2. The low option selects gain = 1. REFSUP_SEL This link selects the voltage supply for the on-board voltage reference, ADR4525. There are three options, as follows: The 5V0 option selects the on-board 5 V source from the LTC3536. The 3V3 option selects the on-board 3.3 V source from the ADM7160. The EXT option selects an EXTSUP connector. Voltage applied to EXTSUP must be between 2.7 V and 5.5 V. REF This link selects the external reference voltage for the DAC. The internal reference must be disabled first before using this feature (refer to the AD5677R data sheet). There are two options, as follows: The 2V5 option selects the on-board 2.5 V reference voltage from the ADR4525.

The EXT option selects an EXT_REF connector. The voltage applied to EXT_REF must be between 1 V and VDD if gain = 1, and between 1 V and VDD/2 if gain = 2.

Table 3. On-Board Connectors Connector Function EXTSUP External analog power supply from 2.7 V to 5.5 V. EXT_REF External voltage reference.

P2 DAC outputs from VOUT0 to VOUT7.

P3 DAC outputs from VOUT8 to VOUT15.

Rev. 0 | Page 3 of 13 UG-1766 EVAL-AD5677RSDZ User Guide

EVALUATION BOARD SOFTWARE QUICK START PROCEDURES INSTALLING THE SOFTWARE The EVAL-AD5677RSDZ uses the ACE evaluation software, which allows the evaluation and control of multiple evaluation systems. The ACE installer installs the necessary SDP-B drivers and the Microsoft® .NET Framework 4 by default. The ACE software is available for download from the EVAL-AD5677RSDZ product page. This software must be installed before connecting the SDP-B board to the USB port of the PC to ensure that the SDP-B board is recognized and connected to the PC. For full instructions on -002 23296 how to install and use this software, see the ACE software page Figure 2. Board View of the EVAL-AD5677RSDZ on the Analog Devices website. After installation completes, the EVAL-AD5677RSDZ plug-in appears when the ACE software is opened. INITIAL SETUP To set up the evaluation board, take the following steps: 1. Connect the evaluation board to the SDP-B board. Then, connect the USB cable between the SDP-B board and the PC. 2. Run the ACE application. The EVAL-AD5677RSDZ plug-ins appear in the attached hardware section of the Start tab. 3. Double-click the board plug-in to open the board view shown in Figure 2. -003 23296 4. Double-click the AD5677R chip to access the chip block Figure 3. Chip Block Diagram of the AD5677R diagram. This view provides a basic representation of the functionality of the board. The main functions of the board are labeled in Figure 3.

Rev. 0 | Page 4 of 13 EVAL-AD5677RSDZ User Guide UG-1766

FUNCTIONAL BLOCK DIAGRAM AND DESCRIPTION The EVAL-AD5677RSDZ software is organized to appear For a full description of each block, register, and the corresponding similar to the functional block diagram shown in the AD5673R/ settings, see the AD5673R/AD5677R data sheet. AD5677R data sheet, which simplifies correlating the functions Some of the blocks and their functions are described in this on the EVAL-AD5677RSDZ with the description in the section as they pertain to the evaluation board. The full screen AD5673R/AD5677R data sheet. block diagram is shown in Figure 4. Table 4 describes the functionality of each block.

Figure 4. AD5677R Block Diagram with Labels

Table 4. Block Diagram Functions (See Figure 4) Label Button/Function Name Function A CONFIGURATION Used to set the initial configuration for the board. Select the reference gain case from the Output Gain wizard dropdown menu. A gain of 1 is the default. After setting up the initial configuration, click Apply to apply the values. These settings can be modified at any stage while evaluating the board. B LDAC and RESET (GPIO Act as external GPIO pulses to the LDAC pin and RESET pin. The LDAC button pushes data from both buttons) input registers (Label D) to the DAC registers (Label E). The RESET button clears all data from input registers and DAC registers. These buttons are live and there is no need to click Apply Changes (Label J). C Select a Command Command option dropdown menu selects how the data being transferred to the device affects the input registers and DAC registers. After a data value is entered in an input register (Label D), this menu determines if the data is transferred to the input register only, or to the channel input register (Label D) and the channel DAC register (Label E). D Input Register 0 16-bit data word to be transferred to the device. Click Apply Changes (Label J) to transfer this 16-bit through Input data word to the device. Register 15 E DAC Register 0 through Displays the value that is currently present in the DAC register on the device. Update the DAC registers DAC Register 15 by selecting the appropriate command option or by toggling LDAC (Label B). DAC Register contents may vary depending on the device, refer to the AD5673R/AD5677R data sheet. F Software RESET Returns the evaluation board and software to default values. This button is live. Therefore, there is no need to click Apply Changes. G Load DAC Users can individually control which channel loads the values from the input registers to the DAC register. H DAC DAC configuration options provide access to individual channel configuration options such as power- down options and hardware LDAC mask enable and disable settings.

Rev. 0 | Page 5 of 13 UG-1766 EVAL-AD5677RSDZ User Guide

Label Button/Function Name Function I Internal Reference Select Enable from this setting to enable the on-chip reference for the evaluation board. If Disable is selected, an external reference must be applied. This control is only available on the AD5677R/AD5673R. J Apply Changes Applies all modified values to the device. Note that if an evaluation board is not connected, values entered in the input registers are not transferred to the DAC registers.

MEMORY MAP All registers are fully accessible from the AD5677R Memory Map tab, shown in Figure 5. This tab allows registers to be edited at the bit level. The bits shaded in dark gray are read only bits and cannot be accessed from the ACE software. All other bits are toggled. Clicking the Apply Changes button transfers data to the device.

All changes made in the memory map tab correspond to the -005 23296 block diagram. For example, if the internal register bit is enabled, Figure 5. AD5677R Memory Map Tab it displays as enabled on the block diagram. Any bits or registers shown in bold in the memory map tab are modified values that have not been transferred to the evaluation board (see Figure 6). Click Apply Changes to transfer the data to the evaluation board. 23296-006 Figure 6. AD5677R Memory Map with Unapplied Changes in the DAC0_Input Register

Rev. 0 | Page 6 of 13 EVAL-AD5677RSDZ User Guide UG-1766

EVALUATION BOARD SCHEMATICS AND ARTWORK 23296 -007 23296 LDACB SCL_0 SDA_0 AGND VIO DNI TSW-106-08-G-S 1 2 3 4 5 6 SYNC SCL_0 SDA_0 SDO SDIN GAIN SCLK RESET LDAC SSQ-108-03-G-S I2C_PMOD P7 SSQ-110-03-G-S P6 8 7 6 5 4 3 2 1 9 8 7 6 5 4 3 2 1 10 DNI DNI

LDAC RESET SCL_0 SDA_0 VIO AGND 2.7kΩ

6-PIN I2C PMOD CONNECTOR 0Ω R32 0Ω 0Ω

DNI 2.7kΩ DNI VIO SCLK SDO SDIN

R44 R38 R31 R43 R39 0Ω 0Ω AGND GAIN AGND VIO SYNC LDAC RESET R37 R42 SCL_0 SDA_0 DNI 7 8 9 10 11 12 0Ω 0Ω TSW-106-08-G-D P7 P8 P9 P10 VCC DNI GND R41 R12 SPI_PMOD P1 P2 P3 P4 GND VCC ARDUINOINTERFACE HEADERS 1 2 3 4 5 6 GAIN 0Ω LDAC RESET VIO VDD AGND 12-PIN SPI PMODCONNECTOR SYNC SDIN SDO SCLK AGND VIO DNI 1 2 3 4 5 6 7 8 1 2 3 4 5 6 DNI P1 P5 VIO VDD AGND SSQ-106-03-G-S SSQ-108-03-G-S 0.1µF C25 AGND 10µF C2 REQUIRED SCL_0 SDA_0 BOARDIDEEPROM (24LC32) MUSTONI2CBE BUS 0 EEPROM 24LC32A-I/ST TSSOP8 5 U1 VIO ESSED WITH ESSED SDA AGND ER BOARD ER 8 4 NOTHELD VSS VCC A0 A1 A2 SCL WP 1 2 3 6 7 AGND DNI 100kΩ R0603 R1 R3 100kΩ R0603 TOL=1 MAIN 12C BUS (CONNECTED TO BLACKFIN TWI - PULL UP RESISTORS NOT RESISTORS PULLUP - TWI BLACKFIN TO (CONNECTED BUS 12C MAIN AGND R2 100kΩ R0603 TOL=1 LDAC SCLK SDO SDIN SYNC R20 : USE POWERTHEONLY : EEPROM(3MA TO MAXDRAW) DNI R0603 TOL =1 100kΩ VIO VIO: USEVIO: SET VOLTAGE IO TO MAX DRAW 20MA VIO WHEN USING SPI INTERFACE, BE AWARE OF ADDING ADDR A PULLPROPERLY UP UNLESS LINE DATA SHAREDASINCE IS SPI MISO BUS, ENSURE THE ANY THAT DEVICE SPI ONDAUGHT DRIVING ACTIVELY NOT IS IS LINE CLK SPI THE THAT ALSO ENSURE SELECT. CHIP LOW ACTIVE AN SYSTEM. NON-FUNCTIONAL A TO RESULT ON THESPI_SEL_A/B/CON LINES ARE THAT ENABLEDACTIVELOW HIGH ORLOW BYYOUR BOARD POWER AT UP. FAILUREMEET TO THIS R13 0Ω BMODE1: PULL UP WITH A 10K RESISTOR TO SET SDP SET TO RESISTOR 10K A WITH UPPULL BMODE1: TO BOOT FROMBOOT ATO SPI FLASHON THE DAUGHTER BOARD AGND 2 8 3 4 1 1 1 77 78 11 66 67 68 70 74 76 94 96 97 101 102 103 105 106 107 108 110 111 119 120 61 63 69 71 75 81 86 93 98 104 109 115 117 62 64 65 72 73 79 80 82 83 84 85 87 88 89 90 91 92 95 99 100 116 SDP TANDARD. THIS IS A STANDARD FOR USE ACROSS ADI AND CANNOT BE MODIFIED BE CANNOT AND ADI ACROSS USE FOR STANDARD A IS THIS TANDARD. NC NC NC NC NC NC VIO GND GND GND GND GND GND GND GND GND GND GND GND GPIO7 GPIO5 GPIO3 GPIO1 SCL_0 SDA_0 TMR_D TMR_B PAR_A0 PAR_A2 PAR_D0 PAR_D2 PAR_D4 PAR_D6 PAR_D8 CLKOUT SPI_CLK PAR_INT WAKE_N BMODE1 PAR_D10 PAR_D12 PAR_D15 PAR_D16 PAR_D18 PAR_D20 PAR_D22 PAR_FS2 SLEEP_N PAR_CLK UART_TX SPI_MISO SPI_MOSI PAR_WR_N SPORT_DT0 SPORT_TFS SPORT_RFS SPORT_DR0 SPI_SEL_A_N SPORT_TSCLK SPORT_RSCLK SDPCONNECTOR FX8-120S-SV(21) RESET_IN_N UART_RX GND RESET_OUT_N EEPROM_A0 NC NC NC GND NC NC TMR_C TMR_A GPIO6 GND GPIO4 GPIO2 GPIO0 SCL_1 SDA_1 GND SPI_SEL1/SPI_SS_N SPI_SEL_C_N SPI_SEL_B_N GND SERIAL_INT SPI_D3 SPI_D2 SPORT_DT1 SPORT_DR1 SPORT_TDV1 SPORT_TDV0 GND PAR_FS1 PAR_FS3 PAR_A1 PAR_A3 GND PAR_CS_N PAR_RD_N PAR_D1 PAR_D3 PAR_D5 GND PAR_D7 PAR_D9 PAR_D11 PAR_D13 PAR_D14 GND PAR_D17 PAR_D19 PAR_D21 PAR_D23 GND USB_VBUS GND GND NC VIN 2 6 4 3 91 81 71 5 1 44 43 55 54 53 51 50 47 45 25 24 22 20 19 18 16 15 14 13 12 10 58 56 52 46 40 36 28 23 17 11 60 59 57 49 48 42 41 39 38 37 35 34 33 32 31 30 29 27 26 21 AGND RESET GAIN USB_SUPPLY WITH EXTERNAL SPI FLASH SPI EXTERNAL WITH SPI_SEL1/SPI_SSMUSTBE ONLY USED THESDP CONNECTOR IMPLEMENTS THEE13 CONNECTOR SPECIFICATIONS S VIN: USE THIS PINPOWER TO THESDP REQUIRES 5V 300MA GPIO - USEGPIO 12C_0 FIRST) C BUS 1 IS COMMON ACROSS BOTH ACROSS COMMON IS 1 BUS C 2 1 REQUIRED (CONNECTED TO BLACKFIN TO (CONNECTED REQUIRED CONNECTORS ON SDP - PULL UP RESISTORS UP PULL - SDP ON CONNECTORS

SDP,PMOD AND ARDUINO INTERFACE Figure 7. EVAL-AD5677RSDZ Schematic, SDP, Arduino®-Compatible, PMOD Connectors

Rev. 0 | Page 7 of 13 UG-1766 EVAL-AD5677RSDZ User Guide

23296 -008 23296 VREF TP2 RED

YMC03SAAN

LABEL LINKS: LABEL EXTREF A: 2.5V B: 2

3 1

BA REF 5432 AGND 1 VDD AGND 1µF C36 AGND EXT_REF 6 8 2 4 6

1-1337482-0 U5

BLK TP1

TP NC

7 1 VOUT

VDD_SEL 5

1 3 5 NC

3 ADR4525BRZ NC

LABEL LINKS: LABEL 5V 1-2: EXT_SUP 5-6: 3-4: 3.3V 3-4:

1 AGND

TSW-103-08-G-D

GND 0Ω R40 4 VIN PGND 2 5V 3.3V EXT_SUP

0.1µF C35 4.7µF VREF CIRCUIT PGND PGND AGND INTERCONNECT

AGND C12 C34 PGND 10µF 3 1 NC VOUT PAD CONNECT PGND AND AGND IN SUCH A WAY TO MINIMIZE THE NOISE TO COUPLE TO NOISE THE MINIMIZE TO WAY A SUCH IN AGND AND PGND CONNECT PAD ADM7160ACPZN3.3 VIN NC EN GND 2 4 6 52 4 6

U4 4.7µF PGND

1 3 5 REFSUP_SEL C11 TSW-103-08-G-D

5V 3.3V EXT_SUP 1µF LINKS: LABEL 5V 1-2: 3.3V 3-4: EXT_SUP 5-6:

PGND

MAIN CIRCUIT MAIN

C33 22µF

PGND

C23

150KΩ

1.1MΩ PGND

R47 R46

15PF

21.5K

R45 C22 AGND VREF VOUT10 VOUT0 VOUT1 VOUT2 VOUT3 VOUT4 VOUT5 VOUT6 VOUT7 VOUT8 VOUT9 VOUT11 VOUT12 VOUT13 VOUT14 VOUT15 VREF SYNC_SCL DNI C21 68pF 1 28 27 26 10 9 8 7 25 24 23 22 14 13 12 11 21 3 C9 U3 15PF SCL VREF VOUT0 VOUT1 VOUT2 VOUT3 VOUT8 VOUT9 VOUT4 VOUT5 VOUT6 VOUT7 VOUT10 VOUT11 R36 VOUT12 VOUT13 VOUT14 VOUT15 AD5677RBCPZ-1 150KΩ

AGND

VDD VDD CIRCUIT EPAD

VDD PAD

2 GND

VLOGIC 16

GND 18

VIO 15 C4 C6 10µF 0.1µF VDD DAC CIRCUIT 5 6 10 8 U2 AGND FB VC SDA RESET_N SW2 A0 A1 GAIN LDAC_N C1 0.1µF 4 5 6 SHDN_N 19 17 20 VDD PGND L1 PGND 4.7µH PAD LTC3536EDD#PBF SW1 VINMODE/SYNC RT VOUT SGND SCLK_A0 SDIN_A1 RESET LDAC GAIN_IN SDO_SDA

PGND 4 7 39 1 2 100kΩ

PGND

R35 1µF

PGND

C8 10µF

PGND

C5 M20-9990345

3-4: HIGH 3-4: LABEL LINKS: LABEL GAIN 1-2: LOW 5-6: 2

3 1

BA PWR_SEL GAIN_IN

SDIN_A1 SDO_SDA SYNCB_SCL SCLK_A0 0.1µF DNI DNI DNI DNI DNI DNI 2 4 6 PGND C OPTION C 2

R16 R17 R34 0Ω 0Ω 0Ω 0Ω 0Ω 0Ω 0Ω 0Ω 0Ω 0Ω R4 R5 R8 R9

R14 R15 R33 LDACB RESET C18 GAIN_SEL 1 3 5 AGND AGND

SDIN VIO VIO SCLK SYNC SCL_0 LABEL LINKS: LABEL 10µF A: EXTSUP A: USB_SUPPLY B: TSW-103-08-G-D SDO SDA_0

SPI <-> I <-> SPI

PGND

NP C3 AGND PGND VIO GAIN 1 2 USB_SUPPLY + – OSTTC022162 EXTSUP

Figure 8. EVAL-AD5677RSDZ Schematic, Main Circuit

Rev. 0 | Page 8 of 13 EVAL-AD5677RSDZ User Guide UG-1766

P2 P3 VOUT0 VOUT8 1 VOUT0 1 VOUT8 1-1337482-0 1-1337482-0 VOUT1 VOUT9 VOUT0 VOUT8 2 VOUT1 2 VOUT9 VOUT_0 VOUT_8 VOUT2 VOUT10 3 VOUT2 3 VOUT10 DNI DNI VOUT3 VOUT11 4 VOUT3 4 VOUT11 C7 R6 C24 R23 200pF 2.0kΩ VOUT4 VOUT12 200pF 2.0kΩ 5 VOUT4 5 VOUT12 DNI DNI DNI DNI VOUT5 VOUT5 VOUT13 VOUT13 6 6 VOUT6 VOUT6 VOUT14 VOUT14 7 7 AGND AGND VOUT7 VOUT15 8 VOUT7 8 VOUT15 AGND AGND 9 9 10 10 11 11 12 12 13 13 1-1337482-0 1-1337482-0 14 14 VOUT1 VOUT9 VOUT_1 VOUT_9 15 15 DNI DNI 16 16 DNI DNI DNI DNI C13 R7 C26 R24 67996-416HLF 67996-416HLF 200pF 2.0kΩ 200pF 2.0kΩ AGND AGND

AGND AGND HEADER OUTPUTS AGND AGND

1-1337482-0 1-1337482-0

VOUT2 VOUT_2 VOUT10 VOUT_10 DNI DNI

C14 DNI C27 R25 200pF R10 200pF 2.0kΩ DNI 2.0kΩ DNI DNI

AGND AGND

1-1337482-0 1-1337482-0 VOUT3 VOUT11 VOUT_3 VOUT_11 DNI DNI DNI R11 C28 R26 C15 2.0kΩ 200pF 2.0kΩ 200pF DNI DNI DNI

AGND AGND

AGND AGND DAC OUTPUT INTERFACE

1-1337482-0 1-1337482-0 VOUT4 VOUT12 VOUT_4 VOUT_12 DNI DNI C16 R18 C29 R27 200pF 2.0kΩ 200pF 2.0kΩ DNI DNI DNI DNI

AGND AGND

1-1337482-0 1-1337482-0 VOUT5 VOUT_5 VOUT13 VOUT_13 DNI DNI C17 R19 C30 R28 200pF 2.0kΩ 200pF 2.0kΩ DNI DNI DNI DNI

AGND AGND

1-1337482-0 1-1337482-0

VOUT6 VOUT_6 VOUT14 VOUT_14 DNI DNI C19 R21 C31 R29 200pF 2.0kΩ 200pF 2.0kΩ DNI DNI DNI DNI

AGND AGND

1-1337482-0 1-1337482-0

VOUT7 VOUT_7 VOUT15 VOUT_15 DNI DNI C20 R22 R30 200pF 2.0kΩ C32 2.0kΩ DNI DNI 200pF DNI DNI AGND AGND

AGND AGND

BNC OUTPUTS

23296 -009 23296 Figure 9. EVAL-AD5677RSDZ Schematic, Output Connectors

Rev. 0 | Page 9 of 13 UG-1766 EVAL-AD5677RSDZ User Guide

Figure 10. EVAL-AD5677RSDZ Top Side Component Placement

Figure 11. EVAL-AD5677RSDZ Top Side Routing

Figure 12. EVAL-AD5677RSDZ Bottom Side Component Placement

Rev. 0 | Page 10 of 13 EVAL-AD5677RSDZ User Guide UG-1766

Figure 13. EVAL-AD5677RSDZ Bottom Side Routing

Rev. 0 | Page 11 of 13 UG-1766 EVAL-AD5677RSDZ User Guide

ORDERING INFORMATION BILL OF MATERIALS

Table 5. Qty Reference Designator Description Supplier/Part Number1, 2 4 C1, C6, C18, C25 Ceramic capacitors, 0.1 μF, 16 V, X7R, 0402 GRM155R71C104KA88D 2 C11, C12 Ceramic capacitors, 4.7 μF, 10 V, X7R, 0805 C2012X7R1A475M085AC 2 C2, C4 Ceramic capacitors, 10 μF, 10 V, X5R, 0603 GRM188R61A106KE69D 1 C21 Ceramic capacitor, 68 pF, 50 V, NP0, 0402 GCM1555C1H680JA16D 1 C22 Ceramic capacitor, 15 pF, 50 V, C0G, 0402 CGA2B2C0G1H150J050BA 1 C23 Ceramic capacitor, 22 μF, 25 V, X5R, 1206 CL31A226KAHNNNE 1 C3 Tantalum capacitor, 10 μF, 16 V, 1411 TAJB106K016RNJ 2 C8, C33 Ceramic capacitors, 1 μF, 10 V, X7R, 0603 CL10B105KP8NNNC 1 C34 Ceramic capacitors, 10 μF, 25 V, X5R, 0603 GRT188R61E106ME13D 1 C35 Ceramic capacitors, 0.1 μF, 25 V, X5R, 0402 TMK105BJ104KV-F 1 C36 Ceramic capacitors, 1 μF, 25 V, X5R, 0402 GRM155R61E105MA12D 1 C5 Ceramic capacitor, 10 μF, 25 V, X5R, 0805 GRM21BR61E106KA73L 1 EXTSUP Terminal block, 5.08 mm pitch OSTTC022162 1 L1 Inductor, 4.7 μH, 5 A, 57.4 mΩ direct current resistance (DCR) XFL4020-472MEB 1 PWR_SEL 3-pin male header, 2.54 mm pitch M20-9990345 3 GAIN_SEL,REFSUP_SEL,VDD_SEL 6-pin male headers, 2.54 mm pitch TSW-103-08-G-D 2 P2, P3 16-pin male headers, 2.54 mm pitch 67996-416HLF 1 R13 Resistor, SMD, 0 Ω, 1%, 1/10 W, 0603, thick film CRCW0603000ZRT1 8 R4, R8, R14, R16, R41, R42, R43, R44 Resistors, SMD, 0 Ω, 1/16 W, 0603, thick film MC0603WG00000T5E-TC 2 R2, R3 Resistors, SMD, 100 kΩ, 5%, 1/10 W, 0603, thick film RC0603JR-07100KL 1 R35 Resistor, SMD, 100 kΩ, 1%, 1/5 W, 0402, thick film ERJ-PA2F1003X 2 R36, R47 Resistors, SMD, 150 kΩ, 1%, 1/10 W, 0402, thick film ERJ-2RKF1503X 1 R40 Resistor, SMD, 0 Ω, 1/10 W, 0805, thick film MC 0.1W 0805 0R 1 R45 Resistor, SMD, 21.5 kΩ, 1%, 1/10 W, 0402, thick film ERJ-2RKF2152X 1 R46 Resistor, SMD, 1.1 MΩ, 1%, 1/16 W, 0402, thick film AC0402FR-071M1L 1 REF 3-pin male header, 2.54 mm pitch YMC03SAAN 1 SDP SDP connector FX8-120S-SV(21) 1 TP1 Test point, black 20-2137 1 TP2 Test point, red 20-313137 1 EXT_REF Subminiature Version B (SMB) connector 1-1337482-0 1 U1 32 kΩ, I2C electronically erasable programmable read-only 24LC32A-I/ST memory (EEPROM) 1 U2 1 A low noise, buck-boost dc-to-dc converter LTC3536EDD#PBF 1 U3 16-channel, 16-Bit, nanoDAC+ AD5677RBCPZ-1 1 U4 Ultralow noise, 200 mA linear regulator ADM7160ACPZN3.3-R7 1 U5 Ultralow noise, high accuracy voltage reference ADR4525BRZ

1 FEC refers to Farnell Electronic Component Distributors. 2 Generic indicates that any device with the specified value, size, and rating can be used.

Rev. 0 | Page 12 of 13 EVAL-AD5677RSDZ User Guide UG-1766

NOTES

I2C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

ESD Caution ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Legal Terms and Conditions By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the “Evaluation Board”), you are agreeing to be bound by the terms and conditions set forth below (“Agreement”) unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you (“Customer”) and Analog Devices, Inc. (“ADI”), with its principal place of business at One Technology Way, Norwood, MA 02062, USA. Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal, temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access the Evaluation Board. As used herein, the term “Third Party” includes any entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including ownership of the Evaluation Board, are reserved by ADI. CONFIDENTIALITY. This Agreement and the Evaluation Board shall all be considered the confidential and proprietary information of ADI. Customer may not disclose or transfer any portion of the Evaluation Board to any other party for any reason. Upon discontinuation of use of the Evaluation Board or termination of this Agreement, Customer agrees to promptly return the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board. Modifications to the Evaluation Board must comply with applicable law, including but not limited to the RoHS Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written notice to Customer. Customer agrees to return to ADI the Evaluation Board at that time. LIMITATION OF LIABILITY. THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED “AS IS” AND ADI MAKES NO WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER’S POSSESSION OR USE OF THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI’S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE AMOUNT OF ONE HUNDRED US DOLLARS ($100.00). EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable United States federal laws and regulations relating to exports. GOVERNING LAW. This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of Massachusetts (excluding conflict of law rules). Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts, and Customer hereby submits to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.

Rev. 0 | Page 13 of 13