Brandon Bailey Dan Nawrocki Shawn Carroll David Soto Ivv-Itc

Total Page:16

File Type:pdf, Size:1020Kb

Brandon Bailey Dan Nawrocki Shawn Carroll David Soto Ivv-Itc Project JSTAR NASA IV&V Independent Test Capability Support Lab ITC 2011 Framework Project Support AFSS GPM MPCV JUNO JWST Acquire and setup AFSS test GPM Operational Simulator Socrrates-Heavy Simulation JUNO IV&V SUROM Investigation ISIM Software configuration Components Components Science Instrument Development Unit - AFSS spare flight chassis ASIST Ground System Interface Objective: (SIDU) Selected COTS test coverage software Wind River Simics Increase assurance through independent Hardware-in-the-Loop Test Developed reusable mechanism to Instrument Simulations (DPR, GMI) stress testing of SUROM process. Environment generate system test coverage using ITC Synchronous Bus Approach: Components socket - 1553 communications - COTS PowerPC Board - LDRA Funnel ( VxWorks task) - Spacewire Communications Systematically explore combinations of page faults and image corruption. - 1553 Cards - LDRA Converter GDS - Spacewire Test Set (SWST) - LDRA Receptor Wind River Simics (RAD750) Socrrates-Lite Simulation Components Facilities: - ASIST / Eclipse Ground System Wind River Workbench Debugging - Wind River Simics Test Configuration (HWIL) - Juno SUROM - Juno FSW Image Files Test Configuration (Software-Only) Test Setup: Nominal - No image corruption Spacecraft Flight Software - No page faults Socrrates Features Scoping development of software-only 1. Run nominal boot, find setup of MMU test environment Software-only flight simulator and BAT registers, verify values in IBAT Utilizes flight software binary In -house Simics model development and DBAT - JPIM Provides mechanism to test MPCV 2. Verify image in SDRAM at boot flight software for IV&V - SBC completion Successfully loaded SBC code onto Test Coverage Results RUN 1 GO-SIM Features Kedalion 08/01/11 13:03:10 1,000 Monte Carlo Simulations Simics and see basic kernel scheduling Load and run unmodified flight binary Provide a hands -on environment to Memory modifications: Statement Coverage 60% Index orig_val mod_val and idle calls – requesting additional Execute flight scripts allow early and sustained engineering 0x25C04B 0xF0 0x18 information from spacecraft developer The number of executable lines: 21,413 0x17B22F6 0xFF 0xBD Single-step debugging analysis and risk mitigation of space Test Output The number executed by all runs: 12,804 … Inject errors via ground system vehicle avionics and software (Log File) Image modifications: Stress system under test Index orig_val mod_val Branch/Decision Coverage 53% 0x11AA9 0x18 0xAB Validate findings from other IV&V Number of Branches/Decisions: 5,469 … analyses Orig_data_crc mod_data_crc Number executed by all runs: 2,895 Orig_head_crc mod_head_crc ITC Framework Current Features Simulation and Testing Common User Interface Launch and monitor simulations (GOSIM; JUNO) Track and view data Watch Window Inject Fault Data Data logging Visualization Software Integration Back-end Breakpoints Jon McBride Software Testing and Research “JSTAR” Laboratory Objectives Lab Foundation = Server and Desktop Virtualization Tools Virtual Images Software and test environment Wind River Workbench 3.2 GPM FSW Tool Chain / Build development by ITC Engineers Environment Wind River Simics 4.4 GPM Ground System (Sammi lic req.) Testing by IV&V analysts ASIST Ground System PITS - Using ITC developed test environments - Using various tools MSDN Subscription Solaris 10 (x86) Tornado CentOS version 5 (i386 & x86_64) Tools support (SWAT) - Perform evaluations test tools LDRA TestBed RedHat Enterprise 5 (x86_64) (new, upgrades) IBM Rational Synergy Ubuntu 10_4 - Perform acceptance testing of tools IBM Rhapsody ISS MADE Training Environment MagicDraw UML Windows (XP SP3 (32 bit), 7 (32/64 bit), Server 2003 R2, Server 2008 R2 Understand for C/C++ Socrrates Lite & Heavy (April 2011 ver) Become Experts in Validate Other IV&V Establish Jon Simulation for IV&V Support Every Findings McBride Software Program and NASA Project in the IV&V Testing and Program in Five Research (JSTAR) Measureable Repeatable Years Laboratory Independent Testing Value Enable IV&V Projects to Unbiased Q2 and Q3 Perform Dynamic Remain on the Infuse the ITC Analysis Leading Edge in Develop Core Expertise Framework into the New Simulation and IV&V Program Testing Tools in Testing Team Members Justin Morris Jeff Joltes Steven Seeger Justin McCarty Brandon Bailey Dan Nawrocki http://itc.ivv.nasa.gov Shawn Carroll David Soto [email protected].
Recommended publications
  • Simics* Model Library for Eagle Stream Simulation Environment
    Simics* Model Library for Eagle Stream Simulation Environment Release Notes May 2020 Revision V0.6.00 Intel Confidential Notice: This document contains information on products in the design phase of development. The information here is subject to change without notice. Do not finalize a design with this information. Intel technologies’ features and benefits depend on system configuration and may require enabled hardware, software, or service activation. Learn more at intel.com, or from the OEM or retailer. No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resulting from such losses. You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps. Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
    [Show full text]
  • Hardware Mechanisms for Distributed Dynamic Software Analysis
    Hardware Mechanisms for Distributed Dynamic Software Analysis by Joseph Lee Greathouse A dissertation submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy (Computer Science and Engineering) in The University of Michigan 2012 Doctoral Committee: Professor Todd M. Austin, Chair Professor Scott Mahlke Associate Professor Robert Dick Associate Professor Jason Nelson Flinn c Joseph Lee Greathouse All Rights Reserved 2012 To my parents, Gail and Russell Greathouse. Without their support throughout my life, I would never have made it this far. ii Acknowledgments First and foremost, I must thank my advisor, Professor Todd Austin, for his help and guid- ance throughout my graduate career. I started graduate school with the broad desire to “research computer architecture,” but under Professor Austin’s watch, I have been able to hone this into work that interests us both and has real applications. His spot-on advice about choosing topics, performing research, writing papers, and giving talks has been an invaluable introduction to the research world. The members of my committee, Professors Robert Dick, Jason Flinn, and Scott Mahlke, also deserve special gratitude. Their insights, comments, and suggestions have immea- surably improved this dissertation. Together their expertise spans low-level hardware to systems software and beyond. This meant that I needed to ensure that any of my ideas were defensible from all sides. I have been fortunate enough to collaborate with numerous co-authors. I have often published with Professor Valeria Bertacco, who, much like Professor Austin, has given me invaluable advice during my time at Michigan. I am extremely lucky to have had the chance to work closely with Ilya Wagner, David Ramos, and Andrea Pellegrini, all of whom have continued to be good friends even after the high-stress publication process.
    [Show full text]
  • Case Studies: Memory Behavior of Multithreaded Multimedia and AI Applications
    Case Studies: Memory Behavior of Multithreaded Multimedia and AI Applications Lu Peng*, Justin Song, Steven Ge, Yen-Kuang Chen, Victor Lee, Jih-Kwon Peir*, and Bob Liang * Computer Information Science & Engineering Architecture Research Lab University of Florida Intel Corporation {lpeng, peir}@cise.ufl.edu {justin.j.song, steven.ge, yen-kuang.chen, victor.w.lee, bob.liang}@intel.com Abstract processor operated as two logical processors [3]. Active threads on each processor have their own local states, Memory performance becomes a dominant factor for such as Program Counter (PC), register file, and today’s microprocessor applications. In this paper, we completion logic, while sharing other expensive study memory reference behavior of emerging components, such as functional units and caches. On a multimedia and AI applications. We compare memory multithreaded processor, multiple active threads can be performance for sequential and multithreaded versions homogenous (from the same application), or of the applications on multithreaded processors. The heterogeneous (from different independent applications). methodology we used including workload selection and In this paper, we investigate memory-sharing behavior parallelization, benchmarking and measurement, from homogenous threads of emerging multimedia and memory trace collection and verification, and trace- AI workloads. driven memory performance simulations. The results Two applications, AEC (Acoustic Echo Cancellation) from the case studies show that opposite reference and SL (Structure Learning), were examined. AEC is behavior, either constructive or disruptive, could be a widely used in telecommunication and acoustic result for different programs. Care must be taken to processing systems to effectively eliminate echo signals make sure the disruptive memory references will not [4].
    [Show full text]
  • Automotive Solutions Brochure
    WIND RIVER AUTOMOTIVE SOLUTIONS The Software-Enabled Automobile Simplifying the Connected Car Software is a key differentiating factor for today’s automakers. It is critical to harnessing the opportunities of autonomous driving, creating the connected car, delivering unique driving and infotainment experiences, ensuring all-around safety, and generating new revenue streams from innovative applications. But automotive software is becoming increasingly complex, because it must Tackle complexity, increase support greater functionality to meet consumer expectations, address competitive pressures, integrate predictability, reduce costs, disparate platforms, and adapt quickly to the ever-accelerating rate of technological change, while maintaining compliance with safety and security requirements and remaining within cost targets. and speed time-to-production Software complexity, in turn, slows time-to-production and increases development costs, creating a for your automotive projects vicious cycle. with Wind River. For example, a high-end modern car has more than 100 million lines of code, 145 actuators, over 4,000 signals, 75 sensors, and more than 70 on-board computers analyzing 25 GB of data per hour. In addition, the car might have as many as 100 different electronic control units (ECUs) managing both safety-critical and non-safety-critical functions. The more complex systems become, the higher the risk that functions will interfere with each other or that one or more systems will fail. Connected cars provide a further example: employing V2X communications, they will be able to An experienced software integrator such as Wind River® can help automotive original equipment alert each other and the infrastructure to road hazards or impending collisions. But as cars become manufacturers (OEMs) and their Tier 1 suppliers manage complexity, alleviate risk, increase more dependent on wireless connectivity, both within the vehicles and externally, they become predictability, and shorten development time.
    [Show full text]
  • Wind River Simics
    ™ AN INTEL COMPANY WIND RIVER SIMICS Electronic systems are becoming increasingly complex, with more hardware, more software, and more connectivity. Today’s systems are software intensive, using multiple processor architectures and running complex, multilayered software stacks. With an increasing empha- sis on smart and connected systems, complexity in software and hardware is unavoidable. With more connections comes additional security risk, which needs to be tested thoroughly. Compounding the challenge is the fact that developers have turned to DevOps and con- tinuous development practices to meet customer and company expectations for quick deliveries. Such methodologies rely on fast iterations for test, feedback, and deployment. Collaborative and cross-functional teams need tools to communicate and share a common development baseline. Wind River® Simics® allows developers to have on-demand access to any target system at any time. It enables more efficient collaboration between developers and quality assurance teams. Simics provides an automation API, enabling organizations to reap the business ben- efits of DevOps and continuous development practices to create and deliver better, more secure software, faster—even for complex, embedded, connected, and large IoT systems. DEVELOP SOFTWARE IN A VIRTUAL ENVIRONMENT Simics provides the access, automation, and collaboration required to enable DevOps and continuous development practices. By using virtual platforms and simulation, soft- ware developers can decouple their work from physical hardware and its limitations during development. Access to virtual hardware allows developers to do continuous integration and automated testing much sooner in the development cycle—even before the hardware design is finalized—as well as perform both testing and debugging during design and pro- totyping phases.
    [Show full text]
  • First Steps Simics/GEMS on Ubuntu 7.10
    First Steps Simics/GEMS on Ubuntu 7.10 Author: Aleksandar Vitorovic, [email protected], student of Faculty of Electrical Engineering, University of Belgrade, Serbia This document is not a product of the Multifacet Group. It is a GEMS user contribution, and this document is provided as-is, without warranty or guarantee of any kind, and without support. This document may serve as a useful guide for many users, but is neither tested nor verified by any authors of the GEMS infrastructure. 1 Introduction This tutorial explains basic steps for users to get familiar with GEMS/Simics environment. It is idiot- proof tutorial. Basic think you should know to start simulator is showed. In every fork I decided to choose one option and explain it in detail. For further details and other options you should consult appropriate documentation. In chapter 2 is detailed installation process for GEMS 2.1 and Simics 3.0.30 on Ubuntu 7.10 x86. In chapter 3 is detailed installation process for Simics 2.2.19 on Ubuntu 7.10 x86. In chapter 4 there is different manuals for Frequently used Commands. In chapter 5 we explain how to add benchmark to your target machine and how to start that. In chapter 6 there is list of used references. This tutorial are provided AS IS with NO WARRANTY OF ANY KIND, INCLUDING THE WARRANTY OF DESIGN, MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE. 2 GEMS 2.1/Simics 3.0.30 Installation It is possible to install GEMS 2.1 based on Simics 3.0.30 on Ubuntu 7.10 x86 with GCC 4.1.3, although GEMS manufacturers internally work with GCC 3.4.6.
    [Show full text]
  • Partner Directory Wind River Partner Program
    PARTNER DIRECTORY WIND RIVER PARTNER PROGRAM The Internet of Things (IoT), cloud computing, and Network Functions Virtualization are but some of the market forces at play today. These forces impact Wind River® customers in markets ranging from aerospace and defense to consumer, networking to automotive, and industrial to medical. The Wind River® edge-to-cloud portfolio of products is ideally suited to address the emerging needs of IoT, from the secure and managed intelligent devices at the edge to the gateway, into the critical network infrastructure, and up into the cloud. Wind River offers cross-architecture support. We are proud to partner with leading companies across various industries to help our mutual customers ease integration challenges; shorten development times; and provide greater functionality to their devices, systems, and networks for building IoT. With more than 200 members and still growing, Wind River has one of the embedded software industry’s largest ecosystems to complement its comprehensive portfolio. Please use this guide as a resource to identify companies that can help with your development across markets. For updates, browse our online Partner Directory. 2 | Partner Program Guide MARKET FOCUS For an alphabetical listing of all members of the *Clavister ..................................................37 Wind River Partner Program, please see the Cloudera ...................................................37 Partner Index on page 139. *Dell ..........................................................45 *EnterpriseWeb
    [Show full text]
  • Simplify Your Move to Multi-Core with Simulation
    AN INTEL COMPANY Simplify Your Move to Multi-core with Simulation Wind River Simics Is a Key Component in the Science of Multi-core Adoption WHEN IT MATTERS, IT RUNS ON WIND RIVER SIMPLIFY YOUR MOVE TO MULTI-CORE WITH SIMULATION EXECUTIVE SUMMARY It has been almost a decade since Advanced Micro Devices (AMD) proudly proclaimed that multi-core would soon be “the pervasive computing model.” It’s happening, but slowly. Yes, the benefits of multi-core are real. The performance gains, reduction in power consumption, productivity advantages, and potential for consolidation have all been proven. But the added complexity of multi-core system development has slowed adoption. Simulation in general offers a way to accelerate the business benefits of multi-core without further complicating life for development teams. Simulation using Wind River® Simics® makes it possible to overcome the complexities of parallelism while actually simplifying life for developers. Further, Simics makes design, debug, and test of multi-core software more efficient than is possible via traditional methods. This paper shows how simulation solves the problems that have been holding back multi-core adoption, and provides an overview of the capabilities of Simics for multi-core software development. TABLE OF CONTENTS Executive Summary . 2 The Multi-core Advantage . 3 Multi-core Development Challenges . 3 Simulation Advantages for Multi-core Development . 3 Dispelling the Myths About Simulation for Multi-core Development . 5 Myth 1: Simulation is not fast enough . 5 Myth 2: Simulation is not accurate enough . 5 Myth 3: Simulation doesn’t provide debugging capabilities . 5 Myth 4: Simulation doesn’t run real code .
    [Show full text]
  • Software Development for Parallel and Multi-Core Processing
    3 Software Development for Parallel and Multi-Core Processing Kenn R. Luecke The Boeing Company USA 1. Introduction The embedded software industry wants microprocessors with increased computing functionality that maintains or reduces space, weight, and power (SWaP). Single core processors were the key embedded industry solution between 1980 and 2000 when large performance increases were being achieved on a yearly basis and were fulfilling the prophecy of Moore’s Law. Moore’s Law states that “the number of transistors that can be placed inexpensively on an integrated circuit doubles approximately every two years.”1 With the increased transistors, came microprocessors with greater computing throughput while space, weight and power were decreasing. However, this ‘free lunch’ did not last forever.2 The additional power required for greater performance improvements became too great starting in 2000. Hence, single core microprocessors are no longer an optimal solution. Although, distributed and parallel programming solutions provide greater throughput, these solutions unfortunately increase SWaP. The most likely solution is multi-core processors which have been introduced into the embedded processor markets. Most microprocessor manufacturers have converted from developing single core processors to multi-core processors. With this conversion, the prophecy of Moore’s Law is still being achieved. See Figure 1 and notice how the single core processors are not keeping pace with the multi-core processors. Multi-core processors increase throughput while maintaining or reducing SWaP for embedded environments which make them a good hardware solution for the aerospace industry. Intel, in particular, has estimated that by 2011, 95% of all the processors it ships will contain a multi-core design.
    [Show full text]
  • Creating Virtual Platforms with Wind River Simics
    Creating Virtual Platforms with Wind River Simics Jakob Engblom, Technical Marketing Manager, Wind River Simics Executive Summary Virtual platforms have the potential to transform how Wind River Simics is a full system simulator used by systems embedded software products are developed, by making and software developers to simulate the target hardware of hardware availability issues nonissues and reducing everything from a single processor to large, complex, and development time and schedule risk. Virtual platforms connected electronic systems. Referred to as a virtual platform, have been found to reduce capital expenditure (CAPEX) it simulates the functional behavior of the target hardware. This costs by 45%, time-to-market by 66%, and debug time by enables the target software (same board support package, 35% or more. firmware, real-time operating system, middleware, and A virtual platform for a particular system or application application) to run on the virtual platform the same way it does allows you to quickly develop the system model. This is on the physical hardware. The simulation is fast enough that it the task of system modeling. This paper discusses how can be used interactively by developers. system modeling is supported in Wind River Simics. At the Within this fast and accurate virtual environment, engineering, core, Simics is an extremely fast transaction-level model integration, and test teams can use approaches and techniques (TLM) simulator. Simics features an efficient simulation that are simply not possible on physical hardware. For example, infrastructure that has been honed by active use for more developers can freeze, save, email, and restore the whole than 10 years.
    [Show full text]
  • System Studio Release Notes and Installation Guide
    Intel® System Studio 2017 Update 3 for Windows* Release Notes and Installation Guide Release Notes and Installation Guide for Windows* Host / Target 16 May 2017 Contents 1 Introduction ......................................................................................................................... 3 2 What's New ......................................................................................................................... 4 2.1 Versions History ........................................................................................................... 7 3 Product Contents and Cross Reference .............................................................................31 3.1 Intel® Software Manager ............................................................................................31 4 Technical Support and Documentation ..............................................................................33 4.1 Technical Support .......................................................................................................33 4.2 Documentation Locations............................................................................................33 4.3 Online Documentation ................................................................................................33 4.4 Support for native code generation for Intel® Graphics Technology ............................34 5 System Requirements ........................................................................................................35 5.1 Supported Host
    [Show full text]
  • VXWORKS® 7 Release SR0540
    VXWORKS® 7 RELEASE NOTES Release SR0540 JUNE 2018 Copyright Notice Copyright © 2018 Wind River Systems, Inc. All rights reserved. No part of this publication may be reproduced or transmitted in any form or by any means without the prior written permission of Wind River Systems, Inc. Wind River, Simics, Tornado, and VxWorks are registered trademarks of Wind River Systems, Inc. Helix, Pulsar, Rocket, Titanium Cloud, Titanium Control, Titanium Core, Titanium Edge, Titanium Edge SX, Titanium Server, and the Wind River logo are trademarks of Wind River Systems, Inc. Any third-party trademarks referenced are the property of their respective owners. For further information regarding Wind River trademarks, please see: www.windriver.com/company/terms/trademark.html This product may include software licensed to Wind River by third parties. Relevant notices (if any) are provided for your product on the Wind River download and installation portal, Wind Share: http://windshare.windriver.com Wind River may refer to third-party documentation by listing publications or providing links to third-party websites for informational purposes. Wind River accepts no responsibility for the information provided in such third-party documentation. Corporate Headquarters Wind River 500 Wind River Way Alameda, CA 94501-1153 U.S.A. Toll free (U.S.A.): +1-800-545-WIND Telephone: +1-510-748-4100 Facsimile: +1-510-749-2010 For additional contact information, see the Wind River website: www.windriver.com For information on how to contact Customer Support, see: www.windriver.com/support VxWorks® 7 Release Notes, Release SR0540 JUNE 2018 13 June 2018 Contents 1 What©s New .............................................................................................................
    [Show full text]