(12) Patent Application Publication (10) Pub. No.: US 2014/0188870 A1 Borthakur Et Al

Total Page:16

File Type:pdf, Size:1020Kb

(12) Patent Application Publication (10) Pub. No.: US 2014/0188870 A1 Borthakur Et Al US 2014O18887OA1 (19) United States (12) Patent Application Publication (10) Pub. No.: US 2014/0188870 A1 BOrthakur et al. (43) Pub. Date: Jul. 3, 2014 (54) LSM CACHE (52) U.S. Cl. CPC ................................ G06F 17/30312 (2013.01) (71) Applicants: Dhrubajyoti Borthakur, Sunnyvale, CA USPC .......................................................... T07/736 (US); Nagavamsi Ponnekanti, Fremont, CA SS Jeffrey Rothschild, Los Altos, (57) ABSTRACT (72) Inventors: Dhrubajyoti Borthakur, Sunnyvale, CA A variety of methods for improving efficiency in a database (US); Nagavamsi Ponnekanti, Fremont, system are provided. In one embodiment, a method may CA (US); Jeffrey Rothschild, Los Altos, comprise: generating multiple levels of data according to how CA (US) recently the data have been updated, whereby most recently updated data are assigned to the newest level; storing each (21) Appl. No.: 13/730,698 level of data in a specific storage tier, splitting data stored in (22) Filed: Dec. 28, 2012 a particular storage tier into two or more groups according to 9 access statistics of each specific data; during compaction, Publication Classification storing data from different groups in separate data blocks of the particular storage tier, and when a particular data in a (51) Int. Cl. specific data block is requested, reading the specific data G06F 7/30 (2006.01) block into a low-latency storage tier. 22O 21 Database Application Database Web Servers Engine Patent Application Publication Jul. 3, 2014 Sheet 1 of 6 US 2014/0188870 A1 I(5)IAI Patent Application Publication Jul. 3, 2014 Sheet 2 of 6 US 2014/O18887.0 A1 09 |NST ZPOICH Patent Application Publication Jul. 3, 2014 Sheet 3 of 6 US 2014/018887.0 A1 No.enes £(9IAI O[?AQT Patent Application Publication Jul. 3, 2014 Sheet 4 of 6 US 2014/O18887.0 A1 s Patent Application Publication Jul. 3, 2014 Sheet 5 of 6 US 2014/018887.0 A1 500 Generate multiple levels of data according to how recently the data have been updated by using Log 510 Structured Merge Tree (LSM) Store each level of data in a particular storage tier 520 plit data stored e particular storage tier into two or more groups according to how 530 frequently and/or recently the data have been accessed During compaction, store data from different groups 1 540 in Separate data blocks of the particular storage tier Read a specific data block into memory when a particular data in the specific data block is 550 requested FIG. 5 Patent Application Publication Jul. 3, 2014 Sheet 6 of 6 US 2014/0188870 A1 't 92 -sa h O s c) s Z : US 2014/O 18887.0 A1 Jul. 3, 2014 LSM CACHE data can be cached in a given memory or low-latency storage tier, which may reduce the overall read latency. FIELD OF INVENTION 0008. In some embodiments, a webserver and/or a data base system may monitor access statistics of each data and 0001. At least one embodiment of the present disclosure categorize data into a plurality of groups according to access pertains to databases and in particular to data storage with frequencies (i.e., update or read frequencies). Data with simi caching. lar access frequencies may be assigned to the same group and stored together in one or more data blocks. In some embodi BACKGROUND ments, data in a particular data group may be stored according 0002 The explosion of social networking has led to exten to frequencies that data have been accessed together in the sive sharing of information including items such as videos, past. Data that were accessed together frequently in the past photos, blogs, links, etc. Existing Social networking data may be stored together in a data block. bases face growing challenges to Support highly random writ 0009. In some embodiments, characteristics of each data ing and reading operations (e.g., new insertion, update and may be monitored and analyzed. Related data with certain deletion). commonalities may more likely be accessed together in the 0003 Log Structured Merge Tree (LSM) has become a future. The database system may store these related data popular solution in many write-optimized databases. AN together in a data block. LSM database typically organizes the data in the storage 0010 Some embodiments of the present disclosure have media in the form of blocks and uses a cache for faster access other aspects, elements, features, and steps in addition to or in to recently accessed data. The cache is typically Smaller than place of what is described above. These potential additions the entire dataset but has lower latency than the storage and replacements are described throughout the rest of the media. The LSM database, upon a read request for a data specification. record in a particular data block, pulls in the particular block from the storage media and cache it in memory. However, the BRIEF DESCRIPTION OF THE DRAWINGS cached block may include many data records that are rarely 0011. One or more embodiments of the present disclosure requested. A significant portion of the cache may be wasted in are illustrated by way of example and not limited to the storing these rarely requested data records, resulting in a low figures of the accompanying drawings, in which like refer cache hit ratio. ences indicate similar elements. One skilled in the art will 0004 Thus, there is a need to improve the efficiency of readily recognize that alternative embodiments of the struc cache in an LSM database and value in doing so. Solutions to tures and methods illustrated herein may be employed with the problem have been long sought but thus far have eluded out departing from the principles of the invention described those skilled in the art. herein. 0012 FIG. 1 illustrates a schematic block diagram of a SUMMARY system for data storage over a network according to one 0005 Embodiments of the present disclosure provide a embodiment(s) of the present disclosure. variety of methods for improving efficiency in a database 0013 FIG. 2 illustrates an example of data storage accord system. In some embodiments, a database may be imple ing to another embodiment(s) of the present disclosure. mented by using a multi-tiered caching architecture, where 0014 FIG.3 illustrates an example of organized data in the multiple levels of data are created by use of LSM trees accord form of tiers, in accordance with yet another embodiment of ing to how recently the data have been updated. In some the invention. embodiments, storage media may be split into multi-tiers 0015 FIG. 4 illustrates an example of a Bloom Filter used according to the latency of individual storage medium. Each for data storage in a system, in accordance with yet another level of data can be assigned to an appropriate storage tier. For embodiment of the invention. example, data in the newer levels may be stored in lower 0016 FIG. 5 illustrates a flow chart showing a set of opera latency storage tiers while data in the older levels may be tions 500 that may be used for improving efficiency in an stored in higher-latency storage tiers. LSM database, in accordance with yet another embodiment 0006. In some embodiments, data may be organized in the of the invention. form of data blocks. Each block may contain a number of 0017 FIG. 6 illustrates a diagram of a computer system, in separate data. The separate data stored within a particular accordance with yet another embodiment of the invention. storage tier may be split into two or more groups according to how recently or frequently the data have been accessed (i.e., DETAILED DESCRIPTION “hot” and “cold groups). The two or more data groups may 0018. The following description and drawings are illustra be stored in separate data blocks of a given storage tier. The tive and are not to be construed as limiting. Numerous specific particular storage tier may be a high-latency, an intermediate details are described to provide a thorough understanding of latency or a low-latency storage tier. the disclosure. However, in certain instances, well-known 0007 When a specific data is read into memory or a low details are not described in order to avoid obscuring the latency storage tier from one of those data blocks, all other description. References to one or an embodiment in the “hot” data in that data block may also be read into the memory present disclosure can be, but not necessarily are, references or the low-latency storage tier at the same time. This may to the same embodiment. Such references mean at least one of reduce the likelihood that a future read request requires access the embodiments. to higher-latency tiers. Further, by splitting data into hot data 0019 Reference in this specification to “one embodiment' and cold data, data blocks having hot data may be cached or “an embodiment’ means that a particular feature, structure more frequently than data blocks having cold data. More hot or characteristic described in connection with the embodi US 2014/O 18887.0 A1 Jul. 3, 2014 ment is included in at least one embodiment of the disclosure. set-top box (STB), a personal digital assistant (PDA), a cel The appearances of the phrase “in one embodiment in vari lular telephone, an iPhone(R), an iPadR), a computational ous places in the specification are not necessarily all referring device, a web-browsing device, a television (e.g., with a set to the same embodiment, nor are separate or alternative top box and/or a remote control), a vehicle-based device, embodiments mutually exclusive of other embodiments. and/or any suitable portable, mobile, stationary, and handheld Moreover, various features are described which may be communication device.
Recommended publications
  • Shorten Device Boot Time for Automotive IVI and Navigation Systems
    Shorten Device Boot Time for Automotive IVI and Navigation Systems Jim Huang ( 黃敬群 ) <[email protected]> Dr. Shi-wu Lo <[email protected]> May 28, 2013 / Automotive Linux Summit (Spring) Rights to copy © Copyright 2013 0xlab http://0xlab.org/ [email protected] Attribution – ShareAlike 3.0 Corrections, suggestions, contributions and translations You are free are welcome! to copy, distribute, display, and perform the work to make derivative works Latest update: May 28, 2013 to make commercial use of the work Under the following conditions Attribution. You must give the original author credit. Share Alike. If you alter, transform, or build upon this work, you may distribute the resulting work only under a license identical to this one. For any reuse or distribution, you must make clear to others the license terms of this work. Any of these conditions can be waived if you get permission from the copyright holder. Your fair use and other rights are in no way affected by the above. License text: http://creativecommons.org/licenses/by-sa/3.0/legalcode Goal of This Presentation • Propose a practical approach of the mixture of ARM hibernation (suspend to disk) and Linux user-space checkpointing – to shorten device boot time • An intrusive technique for Android/Linux – minimal init script and root file system changes are required • Boot time is one of the key factors for Automotive IVI – mentioned by “Linux Powered Clusters” and “Silver Bullet of Virtualization (Pitfalls, Challenges and Concerns) Continued” at ALS 2013 – highlighted by “Boot Time Optimizations” at ALS 2012 About this presentation • joint development efforts of the following entities – 0xlab team - http://0xlab.org/ – OSLab, National Chung Cheng University of Taiwan, led by Dr.
    [Show full text]
  • Connecting Peripheral Devices to a Pandaboard Using
    11/16/2012 MARK CONNECTING PERIPHERAL DEVICES TO A BIRDSALL PANDABOARD USING PSI This is an application note that will help somebody use the Serial Programming Interface that is available on the OMAP-based PandaBoard’s expansion connector and also explains how use the SPI to connect with a real-time clock (RTC) chip. Ever since the PandaBoard came out, there has been a community of eager programmers constructing creative projects and asking questions about where else and what more they could do to extend the PandaBoard’s abilities. This application note will document a way to connect devices to a OMAP-based devise like a PandaBoard What is the Serial Programming Interface “Serial Programming Interface” (SPI) is a simple standard that was developed my Motorola. SPI can also be called “4-wire” interface (as opposed to 1, 2 or 3-wire serial buses) and it is sometimes referred to like that because the interface has four wires defined. The first is Master- Out-Slave-In (MOSI) and the second is the Master-In-Slave-Out (MISO). There is also a Serial Clock from the Master (SCLK) and a Chipselect Signal (CS#) which can allow for more than one slave devise to be able to connect with one master. Why do we want to use the SPI? There are various ways to connect a peripheral device to the PandaBoard like USB, SPI, etc... and SPI has some advantages. Using the Serial Programming Interface costs less in terms of power usage and it is easy to connect different devises to the PandaBoard and also to debug any problems that occur all while maintaining an acceptable performance rate.
    [Show full text]
  • Deliverable D4.1
    Deliverable D4.1 – State of the art on performance and power estimation of embedded and high-performance cores Anastasiia Butko, Abdoulaye Gamatié, Gilles Sassatelli, Stefano Bernabovi, Michael Chapman, Philippe Naudin To cite this version: Anastasiia Butko, Abdoulaye Gamatié, Gilles Sassatelli, Stefano Bernabovi, Michael Chapman, et al.. Deliverable D4.1 – State of the art on performance and power estimation of embedded and high- performance cores. [Research Report] LIRMM (UM, CNRS); Cortus S.A.S. 2016. lirmm-03168326 HAL Id: lirmm-03168326 https://hal-lirmm.ccsd.cnrs.fr/lirmm-03168326 Submitted on 12 Mar 2021 HAL is a multi-disciplinary open access L’archive ouverte pluridisciplinaire HAL, est archive for the deposit and dissemination of sci- destinée au dépôt et à la diffusion de documents entific research documents, whether they are pub- scientifiques de niveau recherche, publiés ou non, lished or not. The documents may come from émanant des établissements d’enseignement et de teaching and research institutions in France or recherche français ou étrangers, des laboratoires abroad, or from public or private research centers. publics ou privés. Project Ref. Number ANR-15-CE25-0007 D4.1 – State of the art on performance and power estimation of embedded and high-performance cores Version 2.0 (2016) Final Public Distribution Main contributors: A. Butko, A. Gamatié, G. Sassatelli (LIRMM); S. Bernabovi, M. Chapman and P. Naudin (Cortus) Project Partners: Cortus S.A.S, Inria, LIRMM Every effort has been made to ensure that all statements and information contained herein are accurate, however the Continuum Project Partners accept no liability for any error or omission in the same.
    [Show full text]
  • Cubietruck – Mini PC
    SPRZĘT Cubietruck – mini PC Rynek komputerków jednopłytkowych opartych o procesory ARM zapoczątkowany przez Raspberry Pi rozwija się doskonale. Może nie jak grzyby po deszczu, ale systematycznie pojawiają się nowe rozwiązania: BeagleBoard, Marsboard, Cubieboard, Olinuxino itp. Różnią się one wyposażeniem, wydajnością, dostępnością dokumentacji oraz wsparciem technicznym. Ciekawie rozwija się propozycja Cubieboard. mocujących. Niby nic, ale te trzy kawałki two- org, zapoczątkowana płytką Cubieboard A10 rzywa i paczka tulejek umożliwiają poskładanie Fotografi a 3. Obudowa Cubietruck (opisaną w EP06/2013) i Cubieboard2 zgod- samodzielnego systemu mini-PC wyposażo- ną mechanicznie, ale zbudowaną w oparciu nego w dysk HDD 2,5”, wystarczająco zabez- rolę domowego centrum multimedialnego lub o nowszy, dwurdzeniowy procesor A20, zwięk- pieczając mechanicznie jego elementy. Osłony Linuxowego komputera PC. Jedyne zastrzeżenie szający wydajność Cubie i paletę jej zastosowań w odpowiednich miejscach mają wyfrezowane można mieć do kilku różnokolorowych LED, (fotografi a 1). Najnowsza propozycja to Cubie- otwory umożliwiające korzystanie z GPIO bez bezlitośnie informujących nasze oczy o stanie truck (Cubieboard3), oparty podobnie jak Cu- zdejmowania obudowy. pracy Cubie. bieboard2 (fotografi a 2) o procesor Allwinner Ciekawą propozycją dla osób wykorzy- Cubieboard3 oparty jest o SoC w architektu- A20, lecz mający znacznie bogatsze wyposaże- stujących Cubieboard3 w roli samodzielnego rze ARM7 – Allwinner A20, który w połączeniu nie, co niestety wiąże się z wyższą ceną. Porów- mini-PC, jest pełna obudowa pokazana na fo- ze sporej wielkości dyskiem NAND Flash oraz nanie parametrów poszczególnych komputer- tografi i 3. W swoim wnętrzu mieści swobodnie zwiększoną pamięcią RAM bezproblemowo ków Cubieboard umieszczono w tabeli 1. płytkę Cubieboard3, dysk HDD 2,5” (fotogra- sprawdza się w roli komputera PC pracującego Podobnie jak w przypadku poprzednich fi a 4) i przewody połączeniowe.
    [Show full text]
  • Universidad De Guayaquil Facultad De Ciencias Matematicas Y Fisicas Carrera De Ingeniería En Networking Y Telecomunicaciones D
    UNIVERSIDAD DE GUAYAQUIL FACULTAD DE CIENCIAS MATEMATICAS Y FISICAS CARRERA DE INGENIERÍA EN NETWORKING Y TELECOMUNICACIONES DISEÑO DE UN SISTEMA INTELIGENTE DE MONITOREO Y CONTROL EN TIEMPO REAL PARA TANQUES DE ALMACENAMIENTO DE GASOLINA UTILIZANDO TECNOLOGÍA DE HARDWARE Y SOFTWARE LIBRE PARA PEQUEÑAS Y MEDIANAS EMPRESAS PROYECTO DE TITULACIÓN Previa a la obtención del Título de: INGENIERO EN NETWORKING Y TELECOMUNICACIONES AUTORES: Chamorro Salazar Hamilton Gabriel TUTOR: Ing. Jacobo Antonio Ramírez Urbina GUAYAQUIL – ECUADOR 2019 I REPOSITORIO NACIONAL EN CIENCIAS Y TECNOLOGIA FICHA DE REGISTRO DE TESIS TITULO: Diseño de un sistema inteligente de monitoreo y control en tiempo real para tanques de almacenamiento de gasolina utilizando tecnología de hardware y software libre para pequeñas y medianas empresas. REVISORES: Ing. Luis Espin Pazmiño, M.Sc Ing. Harry Luna Aveiga, M.Sc INSTITUCIÓN: Universidad de FACULTAD: Ciencias Matemáticas y Guayaquil Físicas. CARRERA: Ingeniería en Networking y Telecomunicaciones FECHA DE PUBLICACIÓN: N° DE PAGS: 143 AREA TEMÁTICA: Tecnología de la Información y Telecomunicaciones PALABRA CLAVES: Telemetría, microcomputadores, sensores, actuadores, sistema digital, tanques de almacenamiento, control en tiempo real RESUMEN: Este proyecto tiene como finalidad investigar y diseñar un sistema de monitoreo y control en tiempo real para tanques de almacenamiento de gasolina utilizando tecnología de hardware y software libre para las pequeñas y medianas empresas. El diseño permite una gestión eficiente de los
    [Show full text]
  • Development Boards This Product Is Rohs Compliant
    Development Boards This product is RoHS compliant. PANDABOARD DEVELOPMENT PLATFORM Features: • Core Logic: OMAP4460 applications Processor • Interface: (1) General Purpose Expansion Header • Wireless Connectivity: 802.11 b/g/n (WiLink™ 6.0) • Memory: 1GB DDR2 RAM (I2C, GPMC, USB, MMC, DSS, ETM) • Debug options: JTAG, UART/RS-232, 1 GPIO button NTL • Full Size SD/MMC card port • Camera Expansion Header • Graphics APIs: OpenGL ES v2.0, OpenGL ES v1.1, • 10/100 Ethernet • Display Connectors: HDMI v1.3, DVI-D. LCD Expansion OpenVGv1.1, and EGL v1.3 • USB: (1) USB 2.0 OTG port, (2) USB 2.0 High-speed port • Audio Connectors: 3.5" In/Out, HDMI audio out For quantities greater than listed, call for quote. MOUSER Pandaboard Price Description STOCK NO. Part No. Each 595-PANDABOARD UEVM4430G-01-00-00 Pandaboard ARM Cortex-A9 MPCore 1GHz OMAP4430 SoC Platform 179.00 595-PANDABOARD-ES UEVM4460G-02-01-00 Pandaboard ARM Cortex-A9 MPCore 1GHz OMAP4460 SoC Platform 185.00 Embedded Modules Embedded BEAGLEBOARD SOC PLATFORMS BeagleBoard.org develops low-cost, fan-less single-board computers based on low-power Texas Instruments processors featuring the ARM Cortex-A8 core with all of the expandability of today's desktop machines, but without the bulk, expense, or noise. BeagleBoard.org provides an open source development platform for A B the creation of high-performance embedded designs. Beagleboard C4 Features: Beagleboard xM Features: Beaglebone Features: • Over 1,200 Dhrystone MIPS using the superscalar • Over 2,000 Dhrystone MIPS using the Super-scalar
    [Show full text]
  • Improving the Beaglebone Board with Embedded Ubuntu, Enhanced GPMC Driver and Python for Communication and Graphical Prototypes
    Final Master Thesis Improving the BeagleBone board with embedded Ubuntu, enhanced GPMC driver and Python for communication and graphical prototypes By RUBÉN GONZÁLEZ MUÑOZ Directed by MANUEL M. DOMINGUEZ PUMAR FINAL MASTER THESIS 30 ECTS, JULY 2015, ELECTRICAL AND ELECTRONICS ENGINEERING Abstract Abstract BeagleBone is a low price, small size Linux embedded microcomputer with a full set of I/O pins and processing power for real-time applications, also expandable with cape pluggable boards. The current work has been focused on improving the performance of this board. In this case, the BeagleBone comes with a pre-installed Angstrom OS and with a cape board using a particular software “overlay” and applications. Due to a lack of support, this pre-installed OS has been replaced by Ubuntu. As a consequence, the cape software and applications need to be adapted. Another necessity that emerges from the stated changes is to improve the communications through a GPMC interface. The depicted driver has been built for the new system as well as synchronous variants, also developed and tested. Finally, a set of applications in Python using the cape functionalities has been developed. Some extra graphical features have been included as example. Contents Contents Abstract ..................................................................................................................................................................................... 5 List of figures .........................................................................................................................................................................
    [Show full text]
  • Suzanne's Microcluster Slides
    csinparallel.org Microclusters for teaching PDC Suzanne J. Matthews (West Point) 1 csinparallel.org What is a Microcluster? • A personal, highly portable Beowulf cluster • Enables highly interactive and tactile experiential learning • Notable early examples: – Ultimate Linux Lunch Box (Ron Minnich and Mitch Williams, Sandia National Labs) – LittleFe (Charlie Peck, Earlham College) – Microwulf (Joel Adams, Calvin College) 2 csinparallel.org Single Board Computers (SBCs) 3 csinparallel.org Student Pi (West Point) Suzanne J. Matthews Raspberry Pi nodes - Prototype: Raspberry Pi B nodes - Initial: Raspberry Pi B+ nodes - Current: Raspberry Pi 2 nodes - 900 Mhz quad-core CPU, 1 GB of RAM, HDMI, USB, 10/100 Ethernet - Raspbian Linux June 2014 - ~$40 p/node - Materials: - http://suzannejmatthews.com/private/cluster.html October 2014 May 2016 4 csinparallel.org Student Parallella (West Point) Suzanne J. Matthews Parallella nodes - dual-core ARM A9 CPU, 16-core Epiphany co-processor, 1 GB of RAM, μHDMI, μUSB, Gigabit Ethernet - Linaro Linux - ~$145 p/node - Materials: - http://suzannejmatthews.com/private/cluster.html - http://suzannejmatthews.github.io/ October 2014 April 2016 January 2015 5 csinparallel.org Half ShoeBox Clusters (Centre College) David Toth Cubieboard/ODROID nodes (2-node clusters) - Prototype: Cubieboard2: dual-core ARM Cortex A7, 1 GB of RAM, HDMI, USB, 10/100 Ethernet - Latest: ODROID C2: 2Ghz quad-core A53, 2 GB of RAM, HDMI, USB, Gigabit Ethernet, - Android/Ubuntu Linux - ~ $150-$200 p/cluster - Materials: Early 2014 - http://web.centre.edu/david.toth/portablecluster/index.html
    [Show full text]
  • Low-Power High Performance Computing
    Low-Power High Performance Computing Michael Holliday August 22, 2012 MSc in High Performance Computing The University of Edinburgh Year of Presentation: 2012 Abstract There are immense challenges in building an exascale machine with the biggest issue that of power. The designs of new HPC systems are likely to be radically different from those in use today. Making use of new architectures aimed at reducing power consumption while still delivering high performance up to and beyond a speed of one exaflop might bring about greener computing. This project will make use of systems already using low power processors including the Intel Atom and ARM A9 and compare them against the Intel Westmere Xeon Processor when scaled up to higher numbers of cores. Contents 1 Introduction1 1.1 Report Organisation............................2 2 Background3 2.1 Why Power is an Issue in HPC......................3 2.2 The Exascale Problem..........................4 2.3 Average use................................4 2.4 Defence Advanced Research Projects Agency Report..........5 2.5 ARM...................................6 2.6 Measures of Energy Efficiency......................6 3 Literature Review8 3.1 Top 500, Green 500 & Graph 500....................8 3.2 Low-Power High Performance Computing................9 3.2.1 The Cluster............................ 10 3.2.2 Results and Conclusions..................... 10 3.3 SuperMUC................................ 11 3.4 ARM Servers............................... 12 3.4.1 Calexeda EnergyCoreTM & EnergyCardTM ........... 12 3.4.2 The Boston Viridis Project.................... 12 3.4.3 HP Project Moonshot....................... 13 3.5 The European Exascale Projects..................... 13 3.5.1 Mont Blanc - Barcelona Computing Centre........... 13 3.5.2 CRESTA - EPCC......................... 14 4 Technology Review 15 4.1 Intel Xeon................................
    [Show full text]
  • DFR0261 Dfrobot Datasheet
    Cubieboard 2 Kit SKU:DFR0261 INTRODUCTION Cubieboard2 (ARM® Cortex™‐A7 Dual‐Core), a upgrade of current cubieboard, is ready to ship now. Cubieboard2 is based on Allwinner A20 SoC, small size , hacker friendly, extendable and very low‐cost.It is an alternative to the Raspberry Pi or pcDuino. Compare with Raspberry Pi, it has higher performance, SATA supported and 96 extended interface. Compared with cubieboard,just replacing one chip(well, the most important one),cubieboard2 are upgraded from a single core to a dual core and twice gpu performance, and even no change is needed on the PCB. So all the base boards, accessories that works with cubieboard will also fit in with cubieboard2. On the software side, cubieboard2 support both android 4.2 Jelly Bean, Ubuntu 12.04 and other Linux distributions. Android Jelly Bean improves on speed and simplicity and brings a lot of new feature. If you plan to assemble a small computer, you can try using this small ARM platform cubieboard. It supports Ubuntu and other Linux distributions; you could use it like an ordinary computer operation. At the same time, the platform also supports Android 4.0 Ice Cream Sandwich system and has bulit‐in IR sensor, can be used as "Android TV". SPECIFICATION CPU:ARM® Cortex™‐A7 Dual‐Core GPU:ARM® Mali400MP2, Complies with OpenGL ES 2.0/1.1 Memory:1GB DDR3 @960M Storage:4GB internal NAND flash, up to 64GB on uSD slot, up to 2T on 2.5 SATA disk Power:5VDC input 2A or USB otg input Networking:10/100 ethernet, optional wifi USB : Two USB 2.0 HOST, one USB 2.0 OTG Extended Interfaces: 96 extend pin interface, including I2C, SPI, RGB/LVDS, CSI/TS, FM‐IN, ADC, CVBS, VGA, SPDIF‐OUT, R‐TP, and more Other: One IR SHIPPING LIST Cubieboard 2 main board x1 DC to USB cable x1 SATA cable(data + power) x1 Cubieboard Case x1 Serial to USB cable x1 Powered By DFRobot © 2008-2017 .
    [Show full text]
  • Openbricks Embedded Linux Framework - User Manual I
    OpenBricks Embedded Linux Framework - User Manual i OpenBricks Embedded Linux Framework - User Manual OpenBricks Embedded Linux Framework - User Manual ii Contents 1 OpenBricks Introduction 1 1.1 What is it ?......................................................1 1.2 Who is it for ?.....................................................1 1.3 Which hardware is supported ?............................................1 1.4 What does the software offer ?............................................1 1.5 Who’s using it ?....................................................1 2 List of supported features 2 2.1 Key Features.....................................................2 2.2 Applicative Toolkits..................................................2 2.3 Graphic Extensions..................................................2 2.4 Video Extensions...................................................3 2.5 Audio Extensions...................................................3 2.6 Media Players.....................................................3 2.7 Key Audio/Video Profiles...............................................3 2.8 Networking Features.................................................3 2.9 Supported Filesystems................................................4 2.10 Toolchain Features..................................................4 3 OpenBricks Supported Platforms 5 3.1 Supported Hardware Architectures..........................................5 3.2 Available Platforms..................................................5 3.3 Certified Platforms..................................................7
    [Show full text]
  • Cubieboard Cubieboard2 Cubietruck Beaglebone Black
    Raspberry Pi (Model B rev.2) Cubieboard Cubieboard2 Cubietruck Beaglebone Black 1 Ghz (OC) ARM® Cortex-A6 1 Ghz ARM® Cortex-A8 1 Ghz ARM® Cortex-A7 Dual Core 1 Ghz ARM® Cortex-A7 Dual Core 1 Ghz ARM® Cortex-A8 CPU ARM1176JZF-F Allwinner A10 C8096CA Allwinner A20 Allwinner A20 AM335x GPU/FPU VideoCore IV Mali-400 (CedarX, OpenGL) Mali-400MP2 (CedarX, OpenGL) Mali-400MP2 (CedarX, OpenGL) SGX350 3D / NEON FPU accelerator RAM 512 MB 1 GB DDR3 2 GB 2 GB 512 MB DDR3 Storage micro SD/SDHC 4 GB NAND Flash, micro SD/SDHC, SATA 4 GB NAND Flash, micro SD/SDHC, SATA 4 GB NAND Flash, micro SD/SDHC, SATA 2.0 2GB eMMC Power micro USB (5V/1A) 3.5 W DC 5v/2A DC 5v/2A DC 5v/2.5A DC 5V/500mA Video RCA Composite Video, HDMI 1.4 HDMI HDMI HDMI/VGA microHDMI Audio 3.5 mm Headphone Jack 3.5 mm Headphone Jack / Line In 3.5 mm Headphone Jack 3.5 mm Headphone Jack, SPDIF Network 10/100 Mbps 10/100 Mbps 10/100 Mbps 10/100/1000 Mbps, Wifi, Bluetooth 10/100 Mbps 2x46 PIN GPIO I/O ports 26 PIN GPIO, 2x Ribon 2x48 PIN GPIO, 4PIN Serial, 1IR 2x48 PIN GPIO, 4PIN Serial, 1IR 1x 54 PIN GPIO (Arduino Shield Compatible) USB ports 2x USB 2.0 2x USB 2.0 2x USB 2.0, 1 mini USB OTG 2x USB 2.0, 1 mini USB OTG 1x USB 2.0 Linux (Raspbian, Debian, Fedora, Arch, Gentoo, Kali), Andoid, Angstrom, Ubuntu, Fedora, Gentoo.
    [Show full text]