CV: Adnan Aziz
Total Page:16
File Type:pdf, Size:1020Kb
Load more
Recommended publications
-
Tushar Krishna 32 Vassar Street • 32G-785 • Cambridge, MA 02139, USA CELL (+1) 206 601 6213 • E-MAIL [email protected] • WEB
Tushar Krishna 32 Vassar Street • 32G-785 • Cambridge, MA 02139, USA CELL (+1) 206 601 6213 • E-MAIL [email protected] • WEB www.csail.mit.edu/~tushar ……………………...…………………….…………………….…………………….…………………….…………………….………………………………...…………… RESEARCH INTERESTS Computer Architecture: multicOre, parallel, heterogeneous, spatial, recOnfigurable, FPGA Interconnection Networks: NetwOrks-on-Chip, HPC switches, data-centers ……………………...…………………….…………………….…………………….…………………….…………………….………………………………...…………… EDUCATION Feb 2014 Massachusetts Institute of Technology Ph.D. in Electrical Engineering and COmPuter Science • Advisor: PrOf. Li-Shiuan Peh • Committee: PrOf. Srinivas Devadas and PrOf. JOel Emer • Thesis: “Enabling Dedicated Single-Cycle Connections Over A Shared NetwOrk-on-Chip” Sep 2009 Princeton University M.S.E. in Electrical Engineering • Advisor: PrOf. Li-Shiuan Peh • Thesis: “NetwOrks-on-Chip with Hybrid Interconnects” Aug 2007 Indian Institute of Technology (IIT), Delhi B.Tech. (Honors) in Electrical Engineering ……………………...…………………….…………………….…………………….…………………….…………………….………………………………...…………… PROFESSIONAL EXPERIENCE Aug ’15 – present Georgia Institute of Technology, Atlanta, GA, USA Assistant Professor. Feb ’15 – Jul ‘15 Massachusetts Institute of Technology, SMART Center, Cambridge, MA, USA Post-doctoral Researcher. Nov ‘13 – Jan ‘15 Intel Corporation, VSSAD Group, HudsOn, MA Research Engineer. Manager: JOel Emer Jun – Aug ‘10 AMD (Advanced Micro Devices) Research, Bellevue, WA, USA Co-Op Engineer. MentOrs: BradfOrd Beckmann and Steve Reinhardt Jun – Aug -
Tushar Krishna
Tushar Krishna 266 Ferst Drive • School of Electrical and Computer Engineering • Atlanta, GA 30332, USA PHONE (+1) 206 601 6213 • E-MAIL [email protected] • WEB http://tusharkrishna.ece.gatech.edu ……………………...…………………….…………………….…………………….…………………….…………………….………………………………...………… RESEARCH INTERESTS Computer Architecture: multicore, parallel, heterogeneous, spatial, AI/ML accelerators Interconnection Networks: Networks-on-Chip, HPC switches, data-centers, FPGA networks ……………………...…………………….…………………….…………………….…………………….…………………….………………………………...………… EDUCATION Feb 2014 Massachusetts Institute of Technology Ph.D. in Electrical Engineering and Computer Science • Advisor: Li-Shiuan Peh • Committee: Srinivas Devadas and Joel Emer • Thesis: “Enabling Dedicated Single-Cycle Connections Over A Shared Network-on-Chip” Sep 2009 Princeton University M.S.E. in Electrical Engineering • Advisor: Li-Shiuan Peh • Thesis: “Networks-on-Chip with Hybrid Interconnects” Aug 2007 Indian Institute of Technology (IIT), Delhi B.Tech. (Honors) in Electrical Engineering ……………………...…………………….…………………….…………………….…………………….…………………….………………………………...………… PROFESSIONAL APPOINTMENTS Sept’19 -- Georgia Institute of Technology, Atlanta, GA, USA present ON Semiconductor Professor (Endowed Junior Professorship) School of Electrical and Computer Engineering Aug ’15 – Georgia Institute of Technology, Atlanta, GA, USA present Assistant Professor School of Electrical and Computer Engineering. School of Computer Science (Adjunct). Jan ’15 – Jul ‘15 Massachusetts Institute of Technology, SMART Center, -
Sharad Malik
Sharad Malik http://www.princeton.edu/~sharad Contact Information Department of Electrical and Computer Engineering Princeton University Princeton, NJ 08544 (609) 258-4625 (609) 258-3745 FAX [email protected] Research Interests Design methodology for computing systems; functional and security verification of digital systems. Education . Ph.D. in Computer Science, Univ. of California, Berkeley, December 1990 . M. S. in Computer Science, Univ. of California, Berkeley, May 1987 . Bachelor of Technology in Electrical Engineering, Indian Institute of Technology, New Delhi, May 1985 Professional Experience Princeton University Department of Electrical and Computer Engineering . George Van Ness Lothrop Professor of Engineering: September 2005 – present o July 2012-June 2021: Chair, Department of Electrical and Computer Engineering o December 2012-July 2016: Associate Director, Center for Future Architectures Research (C-FAR) (www.futurearchs.org) o November 2009-November 2012: Director, Gigascale Systems Research Center (GSRC) o September 2006-August 2011: Director, Keller Center for Innovation in Engineering Education (kellercenter.princeton.edu) . Professor - July 1999 to August 2005 . Associate Professor - July 1996 to June 1999 . Assistant Professor - February 1991 to June 1996 Current Board Assignments . Board of Directors, Info Edge, India . Academic Advisory Board, Plaksha University, India . Academic Advisory Board, Ashoka University, India University of California, Berkeley, Computer Science Department . Post-Graduate Researcher - May 1986 to December 1990 . Teaching Assistant - August 1985 to May 1986 AT&T Bell Labs, Murray Hill, NJ Summer Research Intern - May 1989 to August 1989 Awards and Honors . “Leveraging Processor Modeling and Verification for General Hardware Modules” (co- authored with Yue Xing, Huaixi Lu, and Aarti Gupta); Best Paper Award, Design and Tools Track; Design, Automation & Test in Europe Conference (DATE), 2021 Last updated: 7/1/21 . -
CURRICULUM VITAE Avinash Karanth Education Employment
CURRICULUM VITAE Avinash Karanth Joseph K. Jachinowski Professor in Electrical Engineering and Computer Science, School of Electrical Engineering and Computer Science, Ohio University, Athens, Ohio 45701 Email: [email protected] Office: (740) 597 - 1481 Fax: (740) 593 - 0007 Homepage: http://ace.cs.ohiou.edu/∼avinashk Education • Doctorate of Philosophy (Ph.D.) in Electrical and Computer Engineering, August 2006 University of Arizona, Tucson. • Master of Science (M.S.) in Electrical and Computer Engineering, May 2003 University of Arizona, Tucson. • Bachelor of Engineering (B.E.), Electronics and Communications, February 2000. Manipal Institute of Technology, Manipal, India. First Class with Distinction. Employment • Professor (with tenure), August 2016 - present, School of Electrical Engineering and Computer Science, Ohio University, Athens, Ohio. • Associate Professor (with tenure), August 2012 - August 2016, School of Electrical Engineering and Computer Science, Ohio University, Athens, Ohio. • Consultant, September 2013 - February 2017 Advanced Micro Devices (AMD) Research, Exascale FastForward and Design Forward - 2. • On-Site Consultant, February 2013 - July 2013, Advanced Micro Devices (AMD) Research, Exascale FastForward, Austin, Texas. • Assistant Professor (on tenure-track), September 2007 - August 2012, School of Electrical Engineering and Computer Science, Ohio University, Athens, Ohio. • Post-Doctoral Research Associate, August 2006 - August 2007, Department of Electrical and Computer Engineering, University of Arizona, Tucson,