Edinburgh Research Explorer Efficient Dual-ISA Support in a Retargetable, Asynchronous Dynamic Binary Translator Citation for published version: Spink, T, Wagstaff, H, Franke, B & Topham, N 2015, Efficient Dual-ISA Support in a Retargetable, Asynchronous Dynamic Binary Translator. in Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), 2015 International Conference on. Institute of Electrical and Electronics Engineers (IEEE), pp. 103 - 112. https://doi.org/10.1109/SAMOS.2015.7363665 Digital Object Identifier (DOI): 10.1109/SAMOS.2015.7363665 Link: Link to publication record in Edinburgh Research Explorer Document Version: Peer reviewed version Published In: Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), 2015 International Conference on General rights Copyright for the publications made accessible via the Edinburgh Research Explorer is retained by the author(s) and / or other copyright owners and it is a condition of accessing these publications that users recognise and abide by the legal requirements associated with these rights. Take down policy The University of Edinburgh has made every reasonable effort to ensure that Edinburgh Research Explorer content complies with UK legislation. If you believe that the public display of this file breaches copyright please contact
[email protected] providing details, and we will remove access to the work immediately and investigate your claim. Download date: 28. Sep. 2021 Efficient Dual-ISA Support in a Retargetable, Asynchronous Dynamic Binary Translator Tom Spink, Harry Wagstaff, Björn Franke and Nigel Topham Institute for Computing Systems Architecture School of Informatics, University of Edinburgh
[email protected],
[email protected],
[email protected],
[email protected] Abstract—Dynamic Binary Translation (DBT) allows software compilation task farm [2], each JIT compilation worker may compiled for one Instruction Set Architecture (ISA) to be executed independently change its target ISA based on the encoding of on a processor supporting a different ISA.