Using the OMAP-L1x7 Bootloader Urmil Parikh and Joseph Coombs
Total Page:16
File Type:pdf, Size:1020Kb
Application Report SPRAB04G– June 2012 Using the OMAP-L1x7 Bootloader Urmil Parikh and Joseph Coombs ABSTRACT This application report describes various boot mechanisms supported by the OMAP-L1x7 bootloader read- only memory (ROM) image. Topics covered include the Application Image Script (AIS) boot process, an AISgen tool used to generate boot scripts, protocol for booting the device from an external master device, a UART Boot Host GUI for booting the device from a host PC, and any limitations, default settings, and assumptions made by the bootloader. Project collateral discussed in this application report can be downloaded from the following URL: http://www.ti.com/lit/zip/SPRAB04. Contents 1 Introduction .......................................................................................................................................................... 2 2 Boot Modes .......................................................................................................................................................... 3 3 Non-AIS Boot Modes ........................................................................................................................................... 3 4 Application Image Script (AIS) Boot ..................................................................................................................... 5 5 AISgen: Tool to Generate Boot Script (AIS image) ........................................................................................... 11 6 Master Boot – Booting From a Slave Memory Device ....................................................................................... 17 7 Slave Boot – Booting From an External Master Host ........................................................................................ 18 8 UART Boot Host - Using Your PC as a UART Boot Master .............................................................................. 22 9 Boot Requirements, Constraints and Default Settings ....................................................................................... 24 Appendix A Boot Mode Selection Table .................................................................................................................... 27 Appendix B Details of Supported NAND Devices ...................................................................................................... 28 Appendix C CRC Computation Algorithm .................................................................................................................. 30 Appendix D Details of Pre-Defined ROM Functions .................................................................................................. 31 Appendix E ROM Revision History ............................................................................................................................ 36 List of Figures 1 NOR Boot Configuration Word ............................................................................................................................. 3 2 Structure of Secondary Bootloader for NOR Boot ............................................................................................... 4 3 Placement of AIS for NOR Boot .......................................................................................................................... 4 4 Structure of AIS ................................................................................................................................................... 5 5 Structure of an AIS Command ............................................................................................................................. 5 6 Section Load Command ...................................................................................................................................... 6 7 Section Fill Command .......................................................................................................................................... 6 8 Enable CRC Command ....................................................................................................................................... 6 9 Disable CRC Command ....................................................................................................................................... 7 10 Validate CRC Command ...................................................................................................................................... 7 11 Handling CRC Error ............................................................................................................................................. 7 12 Validate CRC Flow for Slave Mode ..................................................................................................................... 7 13 Start-Over Command ........................................................................................................................................... 8 14 Jump and Close Command ................................................................................................................................. 8 15 Jump Command................................................................................................................................................... 8 16 Sequential Read Enable Command ..................................................................................................................... 9 SPRAB04G– June 2012 Using the OMAP-L1x7 Bootloader 1 Submit Documentation Feedback Copyright © 2012, Texas Instruments Incorporated Introduction www.ti.com 17 Compressed Section Load Command .................................................................................................................. 9 18 Function Execute Command ................................................................................................................................ 9 19 Boot Table Command ........................................................................................................................................ 10 20 Type Word for Boot Table Opcode ..................................................................................................................... 10 21 AISgen Main Window ......................................................................................................................................... 12 22 Structure of NAND Page and Spare Bytes ......................................................................................................... 18 23 Flowchart: Start-Word Synchronization .............................................................................................................. 19 24 Flowchart: Ping Op-Code Synchronization ......................................................................................................... 21 25 Flowchart: Op-Code Synchronization ................................................................................................................. 22 26 UART Boot Host utility ........................................................................................................................................ 23 27 I2C SDA Signal Diagram for I2C EEPROM Boot ............................................................................................... 25 28 SPI Mode for Communication ............................................................................................................................ 25 29 SPI Signal Diagram for SPI EEPROM Boot ....................................................................................................... 26 30 PLL Configuration Register ................................................................................................................................ 31 31 SPI Master Register ........................................................................................................................................... 32 32 I2C Master Register ........................................................................................................................................... 32 33 I2C Master Register ........................................................................................................................................... 33 List of Tables 1 NOR Boot Configuration Word Field Descriptions ................................................................................................ 3 2 Type Word for Boot Table Opcode Field Descriptions ....................................................................................... 10 3 Values of Non-User Configurable PLL Dividers ................................................................................................. 14 4 Default Clock Configurations for Various Boot Modes ....................................................................................... 24 5 Default PLL Configuration in I2C1 Slave-Boot Mode ......................................................................................... 25 6 Boot Mode Selection .......................................................................................................................................... 27 7 List of Supported NAND Devices ....................................................................................................................... 28 8 Expected Contents of Fourth ID Byte for NAND Devices Listed in With Sizes Greater Than 128 MB .............. 29 9 List of Pre-Defined ROM Functions .................................................................................................................... 31 10 PLL