DOCSLIB.ORG

Cray Programming Environment User's Guide

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Cray Programming Environment User's Guide R Cray Programming Environment User's Guide S–2529–116 © 2004–2014 Cray Inc. All Rights Reserved. This document or parts thereof may not be reproduced in any form unless permitted by contract or by written permission of Cray Inc. The gnulicinfo(7) man page contains the Open Source Software licenses (the "Licenses"). Your use of this software release constitutes your acceptance of the License terms and conditions. U.S. GOVERNMENT RESTRICTED RIGHTS NOTICE The Computer Software is delivered as "Commercial Computer Software" as defined in DFARS 48 CFR 252.227-7014. All Computer Software and Computer Software Documentation acquired by or for the U.S. Government is provided with Restricted Rights. Use, duplication or disclosure by the U.S. Government is subject to the restrictions described in FAR 48 CFR 52.227-14 or DFARS 48 CFR 252.227-7014, as applicable. Technical Data acquired by or for the U.S. Government, if any, is provided with Limited Rights. Use, duplication or disclosure by the U.S. Government is subject to the restrictions described in FAR 48 CFR 52.227-14 or DFARS 48 CFR 252.227-7013, as applicable. The following are trademarks of Cray Inc. and are registered in the United States and other countries: Cray and design, Sonexion, Urika, and YarcData. The following are trademarks of Cray Inc.: ACE, Apprentice2, Chapel, Cluster Connect, CrayDoc, CrayPat, CrayPort, ECOPhlex, LibSci, NodeKARE, Threadstorm. The following system family marks, and associated model number marks, are trademarks of Cray Inc.: CS, CX, XC, XE, XK, XMT, and XT. The registered trademark Linux is used pursuant to a sublicense from LMI, the exclusive licensee of Linus Torvalds, owner of the mark on a worldwide basis. Other trademarks used in this document are the property of their respective owners. AMD, Opteron, and AMD Opteron are trademarks of Advanced Micro Devices, Inc. Apple and OS X are trademarks of Apple Inc. Intel, Gemini, SeaStar, SeaStar2, SeaStar2+ Aries, and Intel Xeon Phi are trademarks of Intel Corporation in the United States and/or other countries. Java is a trademark of Oracle and/or its affiliates. LSF and Platform LSF are trademarks of Platform Computing Corporation. Lustre is a trademark of Xyratex and/or its affiliates. Moab is a trademark of Adaptive Computing Enterprises, Inc. MySQL is a trademark of Oracle and/or its affiliates. NVIDIA, CUDA, Kepler, Tesla, and OpenACC are trademarks of NVIDIA Corporation. OpenMP is a trademark of OpenMP Architecture Review Board. PBS and PBS Professional are trademarks of Altair Engineering, Inc. and are protected under U.S. and international law and treaties. PETSc is a trademark of Copyright (C) 1995-2004 University of Chicago. PGI is a trademark of The Portland Group Compiler Technology, STMicroelectronics, Inc. RSA and SecurID are trademarks of RSA Security Inc. TotalView is a trademark of Rogue Wave Software, Inc. VM is a trademark of International Business Machines Corporation. Windows is a trademark of Microsoft Corporation. UNIX, the “X device,” X Window System, and X/Open are trademarks of The Open Group. RECORD OF REVISION S–2529–116 Published June 2014 Supports Cray XC series systems running Cray Linux Environment (CLE) release 5.1 or later and Cray XE and Cray XK systems running Cray Linux Environment (CLE) release 4.2 or later. Supports Intel® Xeon® Phi™ in autonomous and offload modes. S–2529–114 Published March 2014 Supports Cray XC30 and Cray XC30-AC systems running Cray Linux Environment (CLE) release 5.0 or later and Cray XE and Cray XK systems running Cray Linux Environment (CLE) release 3.1 or later. Supports Intel® Xeon® Phi™ in autonomous mode only. S–2529–111 Published December 2013 Supports Cray XC30 and Cray XC30-AC systems running Cray Linux Environment (CLE) release 5.0 or later and Cray XE and Cray XK systems running Cray Linux Environment (CLE) release 3.1 or later. S–2529–107 Published July 2013 Supports Cray XC30 and Cray XC30-AC systems running Cray Linux Environment (CLE) release 5.0 or later and Cray XE and Cray XK systems running Cray Linux Environment (CLE) release 3.1 or later. S–2529–103 Published March 2013 Supports Cray XC30 and Cray XC30-AC systems running Cray Linux Environment (CLE) release 5.0 or later and Cray XE and Cray XK systems running Cray Linux Environment (CLE) release 3.1 or later. Changes to this Document Cray Programming Environment User's Guide S–2529–116 This guide replaces the Cray Application Developer's Environment User's Guide and supports version 6.32 (and later) of the Cray Application Development Environment and version 1.16 (and later) of the Cray Developer Toolkit. Revised information • The Intel Xeon Phi targeting instructions have been revised and expanded. See Targeting for Intel Xeon Phi on page 31. Contents Page Introduction [1] 13 1.1 What You Must Know About Your System . 13 1.1.1 Processor Type . 13 1.1.2 Compute Units and CPUs . 14 1.1.3 CPU Numbering . 15 1.1.4 Which Network ASIC? . 15 1.1.5 Which GPU or Coprocessor? . 16 1.1.6 Which Operating System? . 16 1.1.7 What Is a Compute Node? . 17 1.1.8 Which File System? . 18 1.1.9 Which Batch System? . 18 1.2 Logging In . 18 1.2.1 UNIX or Linux Users . 18 1.2.2 Windows Users . 19 1.2.3 Apple Users . 22 1.3 Navigating the File Systems . 23 Using Modules [2] 25 2.1 What Is Loaded Now? . 26 2.2 What Is Available? . 26 2.3 Loading and Unloading Modulefiles . 28 2.4 Swapping Compiler Modulefiles . 28 2.5 Swapping Other Programming Environment Components . 29 2.6 Using Targeting Modules . 30 2.6.1 Targeting for a Cray System . 30 2.6.1.1 Compiling Without the Cray Networking Libraries . 31 2.6.2 Targeting for a Standalone Linux workstation, CDL, or Service Node . 31 2.6.3 Targeting for an Accelerator . 31 2.6.4 Targeting for Intel Xeon Phi . 31 2.6.4.1 Offload Mode . 32 S–2529–116 7 Cray Programming Environment User's Guide Page 2.6.4.2 Autonomous Mode . 32 2.6.4.3 Known Limitations . 33 2.7 Module Help . 33 2.8 For More Information . 34 Batch Systems and Program Execution [3] 35 3.1 Interactive Mode . 36 3.1.1 Notes . 37 3.2 Batch Mode . 37 3.3 Using aprun ......................... 39 3.3.1 Special Considerations for Intel Xeon Phi . 41 Using Compilers [4] 43 4.1 About Compiler Drivers . 43 4.1.1 Bypassing the Compiler Drivers . 44 4.2 About C/C++ Data Types . 44 4.3 About the Cray Compiling Environment (CCE) . 45 4.3.1 Known Limitations . 45 4.4 About PGI Compilers . 46 4.4.1 Known Limitations . 46 4.5 About Intel Compilers . 47 4.5.1 Known Limitations . 47 4.6 About GNU Compilers . 47 4.6.1 Known Limitations . 48 4.7 About the Chapel Parallel Programming Language . 48 4.8 About Cross-compilers . 49 Dynamic Linking [5] 51 5.1 Implementation . 51 5.2 Linking Defaults . 51 5.3 Modify Linking Behavior to Use Non-default Libraries . 52 Libraries [6] 55 6.1 Cray Scientific and Math Libraries (CSML) . 55 6.1.1 Basic CSML Components . 55 6.1.2 BLAS and LAPACK . 56 6.1.2.1 Notes . 57 6.1.3 BLACS and ScaLAPACK . 58 6.1.3.1 Notes . 59 8 S–2529–116 Contents Page 6.1.4 Iterative Refinement Toolkit (IRT) . 59 6.1.5 Fourier Transformations . 60 6.1.5.1 FFTW . 60 6.1.5.2 ACML . 61 6.1.6 PETSc . 61 6.1.6.1 Notes . 63 6.1.7 Trilinos . 63 6.1.8 Cray LibSci_ACC . 64 6.2MPT........................... 65 6.2.1 Using MPI and SHMEM Modules . 66 6.2.2 MPI Usage Notes . 67 6.2.3 SHMEM Usage Notes . 67 6.2.4 GPU-to-GPU Communications . 69 6.3 Hugepages . 71 6.3.1 When to Use Hugepages . 71 6.3.2 When to Avoid Using Hugepages . 71 6.3.3 Cray XC30 Usage . 72 6.3.4 Cray XE and Cray XK Usage . 72 6.3.5 Cray XT Usage . 73 6.3.6 Running Independent Software Vendor (ISV) Applications . 73 6.3.7 Known Issues . 74 Debugging Code [7] 75 7.1 Cray Debugger Support Tools . 75 7.1.1 Using CCDB . 76 7.1.2 Using LGDB . 76 7.1.3 Using Abnormal Termination Processing (ATP) . 78 7.1.4 Using STAT . 79 7.2 Using Cray Fast-track Debugging . 80 7.2.1 Supported Compilers and Debuggers . 81 7.3 About Core Files . 81 7.4 Using DDT . 81 7.4.1 Known Limitations . 82 7.5 Using TotalView . 83 7.5.1 Known Limitations . 84 Optimizing Code [8] 85 8.1 Improving I/O . 85 S–2529–116 9 Cray Programming Environment User's Guide Page 8.1.1 Using iobuf ....................... 85 8.1.2 Improving MPI I/O . 87 8.2 Using Compiler Optimizations . 87 8.2.1 Cray Compiling Environment (CCE) . 87 8.3 Using the Cray Performance Measurement and Analysis Tools . 88 8.3.1 About CrayPat-lite . 90 8.3.2 About CrayPat . 90 8.3.2.1 Instrumenting the Program . 91 8.3.2.2 Collecting Data . 91 8.3.2.3 Analyzing Data . 91 8.3.2.4 For More Information . 92 8.3.3 About Cray Apprentice2 . 92 8.3.4 About Reveal . 93 8.3.5 About PAPI . 94 Appendix A glibc Functions 95 Figures Figure 1.
Load more

Recommended publications
  • Workload Management and Application Placement for the Cray Linux Environment™
    TMTM Workload Management and Application Placement for the Cray Linux Environment™ S–2496–4101 © 2010–2012 Cray Inc. All Rights Reserved. This document or parts thereof may not be reproduced in any form unless permitted by contract or by written permission of Cray Inc. U.S. GOVERNMENT RESTRICTED RIGHTS NOTICE The Computer Software is delivered as "Commercial Computer Software" as defined in DFARS 48 CFR 252.227-7014. All Computer Software and Computer Software Documentation acquired by or for the U.S. Government is provided with Restricted Rights. Use, duplication or disclosure by the U.S. Government is subject to the restrictions described in FAR 48 CFR 52.227-14 or DFARS 48 CFR 252.227-7014, as applicable. Technical Data acquired by or for the U.S. Government, if any, is provided with Limited Rights. Use, duplication or disclosure by the U.S. Government is subject to the restrictions described in FAR 48 CFR 52.227-14 or DFARS 48 CFR 252.227-7013, as applicable. Cray and Sonexion are federally registered trademarks and Active Manager, Cascade, Cray Apprentice2, Cray Apprentice2 Desktop, Cray C++ Compiling System, Cray CX, Cray CX1, Cray CX1-iWS, Cray CX1-LC, Cray CX1000, Cray CX1000-C, Cray CX1000-G, Cray CX1000-S, Cray CX1000-SC, Cray CX1000-SM, Cray CX1000-HN, Cray Fortran Compiler, Cray Linux Environment, Cray SHMEM, Cray X1, Cray X1E, Cray X2, Cray XD1, Cray XE, Cray XEm, Cray XE5, Cray XE5m, Cray XE6, Cray XE6m, Cray XK6, Cray XK6m, Cray XMT, Cray XR1, Cray XT, Cray XTm, Cray XT3, Cray XT4, Cray XT5, Cray XT5h, Cray XT5m, Cray XT6, Cray XT6m, CrayDoc, CrayPort, CRInform, ECOphlex, LibSci, NodeKARE, RapidArray, The Way to Better Science, Threadstorm, uRiKA, UNICOS/lc, and YarcData are trademarks of Cray Inc.
    [Show full text]
  • Introducing the Cray XMT
    Introducing the Cray XMT Petr Konecny Cray Inc. 411 First Avenue South Seattle, Washington 98104 [email protected] May 5th 2007 Abstract Cray recently introduced the Cray XMT system, which builds on the parallel architecture of the Cray XT3 system and the multithreaded architecture of the Cray MTA systems with a Cray-designed multithreaded processor. This paper highlights not only the details of the architecture, but also the application areas it is best suited for. 1 Introduction past two decades the processor speeds have increased several orders of magnitude while memory speeds Cray XMT is the third generation multithreaded ar- increased only slightly. Despite this disparity the chitecture built by Cray Inc. The two previous gen- performance of most applications continued to grow. erations, the MTA-1 and MTA-2 systems [2], were This has been achieved in large part by exploiting lo- fully custom systems that were expensive to man- cality in memory access patterns and by introducing ufacture and support. Developed under code name hierarchical memory systems. The benefit of these Eldorado [4], the Cray XMT uses many parts built multilevel caches is twofold: they lower average la- for other commercial system, thereby, significantly tency of memory operations and they amortize com- lowering system costs while maintaining the sim- munication overheads by transferring larger blocks ple programming model of the two previous genera- of data. tions. Reusing commodity components significantly The presence of multiple levels of caches forces improves price/performance ratio over the two pre- programmers to write code that exploits them, if vious generations. they want to achieve good performance of their ap- Cray XMT leverages the development of the Red plication.
    [Show full text]
  • Cray XT and Cray XE Y Y System Overview
    Crayyy XT and Cray XE System Overview Customer Documentation and Training Overview Topics • System Overview – Cabinets, Chassis, and Blades – Compute and Service Nodes – Components of a Node Opteron Processor SeaStar ASIC • Portals API Design Gemini ASIC • System Networks • Interconnection Topologies 10/18/2010 Cray Private 2 Cray XT System 10/18/2010 Cray Private 3 System Overview Y Z GigE X 10 GigE GigE SMW Fibre Channels RAID Subsystem Compute node Login node Network node Boot /Syslog/Database nodes 10/18/2010 Cray Private I/O and Metadata nodes 4 Cabinet – The cabinet contains three chassis, a blower for cooling, a power distribution unit (PDU), a control system (CRMS), and the compute and service blades (modules) – All components of the system are air cooled A blower in the bottom of the cabinet cools the blades within the cabinet • Other rack-mounted devices within the cabinet have their own internal fans for cooling – The PDU is located behind the blower in the back of the cabinet 10/18/2010 Cray Private 5 Liquid Cooled Cabinets Heat exchanger Heat exchanger (XT5-HE LC only) (LC cabinets only) 48Vdc flexible Cage 2 buses Cage 2 Cage 1 Cage 1 Cage VRMs Cage 0 Cage 0 backplane assembly Cage ID controller Interconnect 01234567 Heat exchanger network cable Cage inlet (LC cabinets only) connection air temp sensor Airflow Heat exchanger (slot 3 rail) conditioner 48Vdc shelf 3 (XT5-HE LC only) 48Vdc shelf 2 L1 controller 48Vdc shelf 1 Blower speed controller (VFD) Blooewer PDU line filter XDP temperature XDP interface & humidity sensor
    [Show full text]
  • The Gemini Network
    The Gemini Network Rev 1.1 Cray Inc. © 2010 Cray Inc. All Rights Reserved. Unpublished Proprietary Information. This unpublished work is protected by trade secret, copyright and other laws. Except as permitted by contract or express written permission of Cray Inc., no part of this work or its content may be used, reproduced or disclosed in any form. Technical Data acquired by or for the U.S. Government, if any, is provided with Limited Rights. Use, duplication or disclosure by the U.S. Government is subject to the restrictions described in FAR 48 CFR 52.227-14 or DFARS 48 CFR 252.227-7013, as applicable. Autotasking, Cray, Cray Channels, Cray Y-MP, UNICOS and UNICOS/mk are federally registered trademarks and Active Manager, CCI, CCMT, CF77, CF90, CFT, CFT2, CFT77, ConCurrent Maintenance Tools, COS, Cray Ada, Cray Animation Theater, Cray APP, Cray Apprentice2, Cray C90, Cray C90D, Cray C++ Compiling System, Cray CF90, Cray EL, Cray Fortran Compiler, Cray J90, Cray J90se, Cray J916, Cray J932, Cray MTA, Cray MTA-2, Cray MTX, Cray NQS, Cray Research, Cray SeaStar, Cray SeaStar2, Cray SeaStar2+, Cray SHMEM, Cray S-MP, Cray SSD-T90, Cray SuperCluster, Cray SV1, Cray SV1ex, Cray SX-5, Cray SX-6, Cray T90, Cray T916, Cray T932, Cray T3D, Cray T3D MC, Cray T3D MCA, Cray T3D SC, Cray T3E, Cray Threadstorm, Cray UNICOS, Cray X1, Cray X1E, Cray X2, Cray XD1, Cray X-MP, Cray XMS, Cray XMT, Cray XR1, Cray XT, Cray XT3, Cray XT4, Cray XT5, Cray XT5h, Cray Y-MP EL, Cray-1, Cray-2, Cray-3, CrayDoc, CrayLink, Cray-MP, CrayPacs, CrayPat, CrayPort, Cray/REELlibrarian, CraySoft, CrayTutor, CRInform, CRI/TurboKiva, CSIM, CVT, Delivering the power…, Dgauss, Docview, EMDS, GigaRing, HEXAR, HSX, IOS, ISP/Superlink, LibSci, MPP Apprentice, ND Series Network Disk Array, Network Queuing Environment, Network Queuing Tools, OLNET, RapidArray, RQS, SEGLDR, SMARTE, SSD, SUPERLINK, System Maintenance and Remote Testing Environment, Trusted UNICOS, TurboKiva, UNICOS MAX, UNICOS/lc, and UNICOS/mp are trademarks of Cray Inc.
    [Show full text]
  • Overview of the Next Generation Cray XMT
    Overview of the Next Generation Cray XMT Andrew Kopser and Dennis Vollrath, Cray Inc. ABSTRACT: The next generation of Cray’s multithreaded supercomputer is architecturally very similar to the Cray XMT, but the memory system has been improved significantly and other features have been added to improve reliability, productivity, and performance. This paper begins with a review of the Cray XMT followed by an overview of the next generation Cray XMT implementation. Finally, the new features of the next generation XMT are described in more detail and preliminary performance results are given. KEYWORDS: Cray, XMT, multithreaded, multithreading, architecture 1. Introduction The primary objective when designing the next Cray XMT generation Cray XMT was to increase the DIMM The Cray XMT is a scalable multithreaded computer bandwidth and capacity. It is built using the Cray XT5 built with the Cray Threadstorm processor. This custom infrastructure with DDR2 technology. This change processor is designed to exploit parallelism that is only increases each node’s memory capacity by a factor of available through its unique ability to rapidly context- eight and DIMM bandwidth by a factor of three. switch among many independent hardware execution streams. The Cray XMT excels at large graph problems Reliability and productivity were important goals for that are poorly served by conventional cache-based the next generation Cray XMT as well. A source of microprocessors. frustration, especially for new users of the current Cray XMT, is the issue of hot spots. Since all memory is The Cray XMT is a shared memory machine. The programming model assumes a flat, globally accessible, globally accessible and the application has access to shared address space.
    [Show full text]
  • Pubtex Output 2011.12.12:1229
    TM Using Cray Performance Analysis Tools S–2376–53 © 2006–2011 Cray Inc. All Rights Reserved. This document or parts thereof may not be reproduced in any form unless permitted by contract or by written permission of Cray Inc. U.S. GOVERNMENT RESTRICTED RIGHTS NOTICE The Computer Software is delivered as "Commercial Computer Software" as defined in DFARS 48 CFR 252.227-7014. All Computer Software and Computer Software Documentation acquired by or for the U.S. Government is provided with Restricted Rights. Use, duplication or disclosure by the U.S. Government is subject to the restrictions described in FAR 48 CFR 52.227-14 or DFARS 48 CFR 252.227-7014, as applicable. Technical Data acquired by or for the U.S. Government, if any, is provided with Limited Rights. Use, duplication or disclosure by the U.S. Government is subject to the restrictions described in FAR 48 CFR 52.227-14 or DFARS 48 CFR 252.227-7013, as applicable. Cray, LibSci, and PathScale are federally registered trademarks and Active Manager, Cray Apprentice2, Cray Apprentice2 Desktop, Cray C++ Compiling System, Cray CX, Cray CX1, Cray CX1-iWS, Cray CX1-LC, Cray CX1000, Cray CX1000-C, Cray CX1000-G, Cray CX1000-S, Cray CX1000-SC, Cray CX1000-SM, Cray CX1000-HN, Cray Fortran Compiler, Cray Linux Environment, Cray SHMEM, Cray X1, Cray X1E, Cray X2, Cray XD1, Cray XE, Cray XEm, Cray XE5, Cray XE5m, Cray XE6, Cray XE6m, Cray XK6, Cray XMT, Cray XR1, Cray XT, Cray XTm, Cray XT3, Cray XT4, Cray XT5, Cray XT5h, Cray XT5m, Cray XT6, Cray XT6m, CrayDoc, CrayPort, CRInform, ECOphlex, Gemini, Libsci, NodeKARE, RapidArray, SeaStar, SeaStar2, SeaStar2+, Sonexion, The Way to Better Science, Threadstorm, uRiKA, and UNICOS/lc are trademarks of Cray Inc.
    [Show full text]
  • Overview of Recent Supercomputers
    Overview of recent supercomputers Aad J. van der Steen high-performance Computing Group Utrecht University P.O. Box 80195 3508 TD Utrecht The Netherlands [email protected] www.phys.uu.nl/~steen NCF/Utrecht University July 2007 Abstract In this report we give an overview of high-performance computers which are currently available or will become available within a short time frame from vendors; no attempt is made to list all machines that are still in the development phase. The machines are described according to their macro-architectural class. Shared and distributed-memory SIMD an MIMD machines are discerned. The information about each machine is kept as compact as possible. Moreover, no attempt is made to quote price information as this is often even more elusive than the performance of a system. In addition, some general information about high-performance computer architectures and the various processors and communication networks employed in these systems is given in order to better appreciate the systems information given in this report. This document reflects the technical state of the supercomputer arena as accurately as possible. However, the author nor NCF take any responsibility for errors or mistakes in this document. We encourage anyone who has comments or remarks on the contents to inform us, so we can improve this report. NCF, the National Computing Facilities Foundation, supports and furthers the advancement of tech- nical and scientific research with and into advanced computing facilities and prepares for the Netherlands national supercomputing policy. Advanced computing facilities are multi-processor vectorcomputers, mas- sively parallel computing systems of various architectures and concepts and advanced networking facilities.
    [Show full text]
  • Massive Analytics for Streaming Graph Problems David A
    Massive Analytics for Streaming Graph Problems David A. Bader Outline •Overview • Cray XMT • Streaming Data Analysis – STINGER data structure • Tracking Clustering Coefficients • Tracking Connected Components • Parallel Graph Frameworks David A. Bader 2 STING Initiative: Focusing on Globally Significant Grand Challenges • Many globally-significant grand challenges can be modeled by Spatio- Temporal Interaction Networks and Graphs (or “STING”). • Emerging real-world graph problems include – detecting community structure in large social networks, – defending the nation against cyber-based attacks, – improving the resilience of the electric power grid, and – detecting and preventing disease in human populations. • Unlike traditional applications in computational science and engineering, solving these problems at scale often raises new research challenges because of sparsity and the lack of locality in the massive data, design of parallel algorithms for massive, streaming data analytics, and the need for new exascale supercomputers that are energy-efficient, resilient, and easy-to-program. David A. Bader 3 Center for Adaptive Supercomputing Software • WyomingClerk, launched July 2008 • Pacific-Northwest Lab – Georgia Tech, Sandia, WA State, Delaware • The newest breed of supercomputers have hardware set up not just for speed, but also to better tackle large networks of seemingly random data. And now, a multi-institutional group of researchers has been awarded over $14 million to develop software for these supercomputers. Applications include anywhere complex webs of information can be found: from internet security and power grid stability to complex biological networks. David A. Bader 4 CASS-MT TASK 7: Analysis of Massive Social Networks Objective To design software for the analysis of massive-scale spatio-temporal interaction networks using multithreaded architectures such as the Cray XMT.
    [Show full text]
  • Cray HPCS Response 10/17/2013
    Cray HPCS Response 10/17/2013 Cray Response to EEHPC Vendor Forum Slides presented on 12 September, 2013 Steven J. Martin Cray Inc. 1 10/17/2013 Copyright 2013 Cray Inc. Safe Harbor Statement This presentation may contain forward-looking statements that are based on our current expectations. Forward looking statements may include statements about our financial guidance and expected operating results, our opportunities and future potential, our product development and new product introduction plans, our ability to expand and penetrate our addressable markets and other statements that are not historical facts. These statements are only predictions and actual results may materially vary from those projected. Please refer to Cray's documents filed with the SEC from time to time concerning factors that could affect the Company and these forward-looking statements. 2 10/17/2013 Copyright 2013 Cray Inc. Legal Disclaimer Information in this document is provided in connection with Cray Inc. products. No license, express or implied, to any intellectual property rights is granted by this document. Cray Inc. may make changes to specifications and product descriptions at any time, without notice. All products, dates and figures specified are preliminary based on current expectations, and are subject to change without notice. Cray hardware and software products may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Current characterized errata are available on request. Cray uses codenames internally to identify products that are in development and not yet publically announced for release. Customers and other third parties are not authorized by Cray Inc.
    [Show full text]
  • CUG Program-3Press.Pdf
    Welcome Dear Friends, On behalf of the staff and faculty of the Arctic Region Supercomputing Center (ARSC) at the University of Alaska Fairbanks, we welcome you to CUG 2011 in Fairbanks, Alaska. This is the second time that ARSC has hosted CUG and we hope that this experience will be even better than it was sixteen years ago, in the Fall of 1995. Our theme, Golden Nuggets of Discovery, reflects the gold rush history of the far north as well as the many valuable discoveries made possible through High Performance Computing on Cray systems. ARSC’s rich history with Cray began with a CRAY Y-MP in 1993. Our continuous relationship has been sustained with leading installations of the T3D, T3E, SX6, X1 and XE6 architectures. Throughout, we have enjoyed the benefits of CUG membership that we have passed on to our users. Serving the CUG organization itself has brought its own rewards to many ARSC individuals. We hope that this week will bring each of you new nuggets of discovery whether through new insights for supporting users of Cray systems or new ideas for performing your own research on those systems. This week is a great time to start dialogs and collaborations towards the goal of learning from each other. We welcome you to Interior Alaska and hope that you will find time while you are here to enjoy some of its many charms. ARSC is very pleased you have come to the Golden Heart City. Sincerely, Image courtesy of ARSC Image courtesy of ARSC Image courtesy of Dr.
    [Show full text]
  • Breakthrough Science Via Extreme Scalability
    Breakthrough Science via Extreme Scalability Greg Clifford Segment Manager, Cray Inc. [email protected] • Cray’s focus • The requirement for highly scalable systems • Cray XE6 technology • The path to Exascale computing 10/6/2010 Oklahoma Supercomputing Symposium 2010 2 • 35 year legacy focused on building the worlds fastest computer. • 850 employees world wide • Growing in a tough economy • Cray XT6 first computer to deliver a PetaFLOP/s in a production environment (Jaguar system at Oakridge) • A full range of products • From the Cray CX1 to the Cray XE6 • Options includes: unsurpassed scalability, GPUs, SMP to 128 cores & 2 Tbytes, AMD and Intel, InfiniBand and Gemini, high performance IO, … 10/6/2010 Oklahoma Supercomputing Symposium 2010 3 Designed for “mission critical” HPC environments: “when you can not afford to be wrong” Sustainable performance on production applications Reliability Complete HPC environment. Focus on productivity Cray Linux Environment, Compilers, libraries, etc Partner with industry leaders (e.g. PGI, Platform, etc) Compatible with Open Source World Unsurpassed scalability/performance (compute, I/O and software) Proprietary system interconnect (Cray Gemini router) Performance on “grand challenge” applications 10/6/2010 Oklahoma Supercomputing Symposium 2010 4 Award(U. Tennessee/ORNL) Sep, 2007 Cray XT3: 7K cores, 40 TF Jun, 2008 Cray XT4: 18K cores,166 TF Aug 18, 2008 Cray XT5: 65K cores, 600 TF Feb 2, 2009 Cray XT5+: ~100K cores, 1 PF Oct, 2009 Kraken and Krakettes! NICS is specializing on true capability
    [Show full text]
  • High Performance Datacenter Networks Architectures, Algorithms, and Opportunities Synthesis Lectures on Computer Architecture
    High Performance Datacenter Networks Architectures, Algorithms, and Opportunities Synthesis Lectures on Computer Architecture Editor Mark D. Hill, University of Wisconsin Synthesis Lectures on Computer Architecture publishes 50- to 100-page publications on topics pertaining to the science and art of designing, analyzing, selecting and interconnecting hardware components to create computers that meet functional, performance and cost goals. The scope will largely follow the purview of premier computer architecture conferences, such as ISCA, HPCA, MICRO, and ASPLOS. High Performance Datacenter Networks: Architectures, Algorithms, and Opportunities Dennis Abts and John Kim 2011 Quantum Computing for Architects, Second Edition Tzvetan Metodi, Fred Chong, and Arvin Faruque 2011 Processor Microarchitecture: An Implementation Perspective Antonio González, Fernando Latorre, and Grigorios Magklis 2010 Transactional Memory, 2nd edition Tim Harris, James Larus, and Ravi Rajwar 2010 Computer Architecture Performance Evaluation Methods Lieven Eeckhout 2010 Introduction to Reconfigurable Supercomputing Marco Lanzagorta, Stephen Bique, and Robert Rosenberg 2009 On-Chip Networks Natalie Enright Jerger and Li-Shiuan Peh 2009 iii The Memory System: You Can’t Avoid It, You Can’t Ignore It, You Can’t Fake It Bruce Jacob 2009 Fault Tolerant Computer Architecture Daniel J. Sorin 2009 The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines free access Luiz André Barroso and Urs Hölzle 2009 Computer Architecture Techniques for Power-Efficiency Stefanos Kaxiras and Margaret Martonosi 2008 Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency Kunle Olukotun, Lance Hammond, and James Laudon 2007 Transactional Memory James R. Larus and Ravi Rajwar 2006 Quantum Computing for Computer Architects Tzvetan S. Metodi and Frederic T.
    [Show full text]