Modeling and Leveraging Emerging Non-Volatile Memories for Future Computer Designs

Total Page:16

File Type:pdf, Size:1020Kb

Modeling and Leveraging Emerging Non-Volatile Memories for Future Computer Designs The Pennsylvania State University The Graduate School College of Engineering MODELING AND LEVERAGING EMERGING NON-VOLATILE MEMORIES FOR FUTURE COMPUTER DESIGNS A Dissertation in Computer Science and Engineering by Xiangyu Dong c 2011 Xiangyu Dong Submitted in Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy December 2011 The dissertation of Xiangyu Dong was reviewed and approved* by the following: Yuan Xie Associate Professor of Computer Science and Engineering Dissertation Advisor, Chair of Committee Mary Jane Irwin Professor of Computer Science and Engineering Vijaykrishnan Narayanan Professor of Computer Science and Engineering Suman Datta Professor of Electrical Engineering Norman P. Jouppi Director of Intelligent Infrastructure Lab at Hewlett-Packard Labs Special Member Mahmut Taylan Kandemir Professor of Computer Science and Engineering Director of Graduate Affairs *Signatures are on file in the Graduate School. Abstract Energy efficiency has become a major constraint in the design of computing systems today. As CMOS continues scaling down, traditional CMOS scaling theory requires to reduce supply and threshold voltages in proportion to device sizes, which exponentially increases the leakage. As a result, leakage power has become comparable to dynamic power in current- generation processes. Before leakage power becomes the dominant part in the power budget, disruptive emerging technologies are needed. Fortunately, many new types of non-volatile memory technologies are now evolving. For example, emerging non-volatile memories such as Spin-Torque-Transfer RAM (MRAM, STTRAM), Phase-Change RAM (PCRAM), and Resistive RAM (ReRAM) show their at- tractive properties of high access performance, low access energy, and high cell density. Therefore, it is promising to facilitate these emerging non-volatile memory technologies in designing future high-performance and low-power computing systems. However, since none of these new non-volatile memories is mature yet, academic research is necessary to demonstrate the usefulness of these technologies. In order to do that, this dissertation investigates three aspects of facilitating these emerging non-volatile memory technologies. First, a circuit-level performance, energy, and area models for various non- volatile memories is built. Second, several architecture-level techniques that mitigate the drawbacks in non-volatile memory write operations are proposed and evaluated. Third, application-level case studies of adopting these emerging technologies are conducted. iii Contents List of Figures ix List of Tables xiii List of Symbols xv Acknowledgments xvi Dedication xvii 1 Introduction 1 2 Technology Background 5 2.1 NAND Flash Switching Mechanism . 5 2.2 STTRAMSwitchingMechanism . 6 2.3 PCRAMSwitchingMechanism . 8 2.4 ReRAMSwitchingMechanism . 9 2.5 eNVMReadOperations ............................. 10 2.6 eNVMProblems ................................. 10 2.6.1 WriteLatency/EnergyIssue. 11 2.6.2 WriteEnduranceIssue. .. .. .. .. .. .. .. 11 3 Related Work 12 3.1 PreviousWorkonCircuitLevel . 12 iv 3.2 Previous Work on Architecture Level . ..... 13 3.3 Previous Work on Application Level . 13 4 Circuit-Level: eNVM Modeling 15 4.1 NVSimProjectOverview . .. .. .. .. .. .. .. .. 15 4.2 NVSimFramework................................ 17 4.2.1 DeviceModel............................... 17 4.2.2 ArrayOrganization............................ 17 4.2.3 MemoryBankType ........................... 18 4.2.4 ActivationMode ............................. 19 4.2.5 RoutingtoMats ............................. 20 4.2.6 RoutingtoSubarrays .......................... 23 4.3 AreaModel .................................... 24 4.3.1 CellAreaEstimation........................... 25 4.3.2 Peripheral Circuitry Area Estimation . 28 4.4 TimingandPowerModels. .. .. .. .. .. .. .. .. 30 4.4.1 Generic Timing and Power Estimation . 30 4.4.2 DataSensingModels........................... 31 4.4.3 CellSwitchingModel .......................... 34 4.5 MiscellaneousCircuitry . 35 4.5.1 PulseShaper ............................... 35 4.5.2 ChargePump............................... 36 4.6 ValidationResult................................ 36 4.6.1 NAND Flash Validation . 36 4.6.2 STT-RAMValidation . .. .. .. .. .. .. .. 37 4.6.3 PCRAMValidation ........................... 37 4.6.4 ReRAMValidation............................ 38 4.7 Summary ..................................... 38 v 5 Architecture-Level: Techniques for Alleviating eNVM Write Overhead 40 5.1 Directly Replacing SRAM Caches . 40 5.2 Read-PreemptiveWriteBuffer . 42 5.3 HybridSRAM-eNVMCache........................... 43 5.4 Effectiveness of Read-Preemptive Write Buffer and Hybrid Cache...... 44 5.5 Summary ..................................... 46 6 Application-Level: eNVM for File Storage 47 6.1 Multi-LevelCell ................................. 47 6.1.1 ExtraWriteOverhead .......................... 48 6.1.2 ExtraReadOverhead .......................... 49 6.1.3 ReducedCellLifetime .......................... 49 6.1.4 PCRAMLifetimeModel. 49 6.2 AdaptiveMLC/SLCPCRAMArrayStructure . 51 6.2.1 MLC/SLCWrite: SET,RESET,andPGMPulses . 51 6.2.2 MLC/SLC Read: Dual-Mode Sense Amplifier . 51 6.2.3 AddressRe-mapping........................... 53 6.2.4 Reconfigurable PCRAM-based Solid-State Disk . ..... 55 6.3 ExperimentalResults. 55 6.3.1 PCRAMMLC/SLCTimingModel . 56 6.3.2 Performance-Aware Management Result . 57 6.3.3 Performance-CostAnalysis . 58 6.3.4 LifetimeAnalysis............................. 58 6.4 Summary ..................................... 59 7 Application-Level: eNVM for Exascale Fault Tolerance 60 7.1 Problem...................................... 60 7.2 Integrating eNVM Modules into MPP Systems . 64 7.3 Local/Global Hybrid Checkpoint . 67 7.3.1 HybridCheckpointScheme . 67 vi 7.3.2 System Failure Category Analysis . 69 7.3.3 Theoretical Performance Model . 71 7.4 ExperimentalResults. 74 7.4.1 CheckpointingScenarios . 74 7.4.2 ScalingMethodology........................... 75 7.4.3 PerformanceAnalysis .......................... 76 7.4.4 PowerAnalysis .............................. 77 7.5 Summary ..................................... 78 8 Application-Level: eNVM as On-Chip Cache 79 8.1 Overview ..................................... 79 8.2 ReRAM-Based Cache Wear-Leveling . 81 8.2.1 Inter-Set Cache Line Wear-Leveling . 81 8.2.2 Intra-Set Cache Line Wear-Leveling . 83 8.2.3 Endurance Requirements for ReRAM Caches . 84 8.3 Circuit-LevelReRAMModel . 84 8.3.1 ReRAMModeling ............................ 84 8.3.2 ReRAMArrayDesignSpectrum . 86 8.4 Architecture-Level Model of Memory Hierarchy Design . .......... 86 8.4.1 Feed-Forward Network . 87 8.4.2 Training and Validation . 88 8.5 ExperimentalMethodology . 89 8.5.1 Circuit-Architecture Joint Exploration Framework . ......... 90 8.5.2 SimulationEnvironment . 91 8.6 Design Exploration and Optimization . ..... 94 8.6.1 Cache Hierarchy Design Exploration . 94 8.6.2 DesignOptimization ........................... 98 8.6.3 Discussion................................. 101 8.7 Summary ..................................... 103 vii 9 Conclusion 105 Bibliography 106 viii List of Figures 1.1 While the state-of-the-art memory hierarchy includes SRAM, DRAM, NAND flash, and HDD, we propose an eNVM-based new hierarchy that only uses non-volatile memory technology and provides both high performance and low-poweroperations. .............................. 2 2.1 The basic string block of NAND flash, and the conceptual view of floating gate flash memory cell (BL=bitline, WL=wordline, SG=select gate). 6 2.2 The conceptual view of an STTRAM cell. ... 7 2.3 The schematic view of a PCRAM cell with a MOSFET selector transistor (BL=bitline, WL=wordline, SL=sourceline). ..... 8 2.4 The temperature-time relationship during SET and RESET operations. 8 2.5 TheworkingmechanismofReRAMcells. ... 9 4.1 An example of the memory array organization modeled in NVSim: a hi- erarchical memory organization includes banks, mats, and subarrays with decoders, multiplexers, sense amplifiers, and output drivers.......... 17 4.2 The example of the wire routing in a 4x4 mat organization for the data array of a 8-way 1MB cache with 64B cache lines. 21 4.3 The example of the wire routing in a 4x4 mat organization for the tag array of a 8-way 1MB cache with 64B cache lines. 21 4.4 An example of mat using internal sensing and H-tree routing......... 23 4.5 An example of mat using external sensing and bus-like routing. 24 4.6 Conceptual view of a MOS-accessed cell (1T1R) and its connected word line, bitline,andsourceline. .. .. .. .. .. .. .. .. 25 ix 4.7 Conceptual view of a cross-point cell array without diode (0T1R) and its connectedwordlinesandbitlines. 27 4.8 The layout of the NAND-string cell modeled in NVSim. ....... 28 4.9 Transistor sizings: (a) latency-optimized; (b) balanced; (c) area-optimized. 29 4.10 Analysis model for current sensing scheme. ........ 32 4.11 Analysis model for current-in voltage sensing scheme. ............ 32 4.12 Analysis model for voltage-divider sensing scheme. ............ 33 4.13 The current-voltage converter modeled in NVSim. ......... 34 4.14 The circuit schematic of the slow quench pulse shaper used in [1]. 35 5.1 In a read-preemptive write buffer, the read operations can be granted over the ongoing write operation if the progress of that write operation is less than 50%......................................... 42 5.2 The performance impact of the preemption condition. ......... 43 5.3 STTRAM write intensity with and without hybrid SRAM-STTRAM
Recommended publications
  • Increasing Reliability and Fault Tolerance of a Secure Distributed Cloud Storage
    Increasing reliability and fault tolerance of a secure distributed cloud storage Nikolay Kucherov1;y, Mikhail Babenko1;yy, Andrei Tchernykh2;z, Viktor Kuchukov1;zz and Irina Vashchenko1;yz 1 North-Caucasus Federal University,Stavropol,Russia 2 CICESE Research Center,Ensenada,Mexico E-mail: [email protected], [email protected], [email protected], [email protected], [email protected] Abstract. The work develops the architecture of a multi-cloud data storage system based on the principles of modular arithmetic. This modification of the data storage system allows increasing reliability of data storage and fault tolerance of the cloud system. To increase fault- tolerance, adaptive data redistribution between available servers is applied. This is possible thanks to the introduction of additional redundancy. This model allows you to restore stored data in case of failure of one or more cloud servers. It is shown how the proposed scheme will enable you to set up reliability, redundancy, and reduce overhead costs for data storage by adapting the parameters of the residual number system. 1. Introduction Currently, cloud services, Google, Amazon, Dropbox, Microsoft OneDrive, providing cloud storage, and data processing services, are gaining high popularity. The main reason for using cloud products is the convenience and accessibility of the services offered. Thanks to the use of cloud technologies, it is possible to save financial costs for maintaining and maintaining servers for storing and securing information. All problems arising during the storage and processing of data are transferred to the cloud provider [1]. Distributed infrastructure represents the conditions in which competition for resources between high-priority computing tasks of data analysis occurs regularly [2].
    [Show full text]
  • And Intra-Set Write Variations
    i2WAP: Improving Non-Volatile Cache Lifetime by Reducing Inter- and Intra-Set Write Variations 1 2 1,3 4 Jue Wang , Xiangyu Dong ,YuanXie , Norman P. Jouppi 1Pennsylvania State University, 2Qualcomm Technology, Inc., 3AMD Research, 4Hewlett-Packard Labs 1{jzw175,yuanxie}@cse.psu.edu, [email protected], [email protected], [email protected] Abstract standby power, better scalability, and non-volatility. For example, among many ReRAM prototype demonstrations Modern computers require large on-chip caches, but [11, 14, 21–25], a 4Mb ReRAM macro [21] can achieve a the scalability of traditional SRAM and eDRAM caches is cell size of 9.5F 2 (15X denser than SRAM) and a random constrained by leakage and cell density. Emerging non- read/write latency of 7.2ns (comparable to SRAM caches volatile memory (NVM) is a promising alternative to build with similar capacity). Although its write access energy is large on-chip caches. However, limited write endurance is usually on the order of 10pJ per bit (10X of SRAM write a common problem for non-volatile memory technologies. energy, 5X of DRAM), the actual energy saving comes from In addition, today’s cache management might result in its non-volatility property. Non-volatility can eliminate the unbalanced write traffic to cache blocks causing heavily- standby leakage energy, which can be as high as 80% of the written cache blocks to fail much earlier than others. total energy consumption for an SRAM L2 cache [10]. Unfortunately, existing wear-leveling techniques for NVM- Given the potential energy and cost saving opportunities based main memories cannot be simply applied to NVM- (via reducing cell size) from the adoption of non-volatile based on-chip caches because cache writes have intra-set technologies, replacing SRAM and eDRAM with them can variations as well as inter-set variations.
    [Show full text]
  • Improving Performance and Reliability of Flash Memory Based Solid State Storage Systems
    Improving Performance And Reliability Of Flash Memory Based Solid State Storage Systems A dissertation submitted to the Graduate School of the University of Cincinnati in partial fulfillment of the requirements for the degree of Doctor of Philosophy in Computer Science and Engineering in the Department of Electrical Engineering and Computing Systems of the College of Engineering and Applied Science by Mingyang Wang 2015 B.E. University of Science and Technology Beijing, China Committee: Professor Yiming Hu, Chair Professor Kenneth Berman Professor Karen Davis Professor Wen-Ben Jone Professor Carla Purdy Abstract Flash memory based Solid State Disk systems (SSDs) are becoming increasingly popular in enterprise applications where high performance and high reliability are paramount. While SSDs outperform traditional Hard Disk Drives (HDDs) in read and write operations, they pose some unique and serious challenges to I/O and file system designers. The performance of an SSD has been found to be sensitive to access patterns. Specifically read operations perform much faster than write ones, and sequential accesses deliver much higher performance than random accesses. The unique properties of SSDs, together with the asymmetric overheads of different operations, imply that many traditional solutions tailored for HDDs may not work well for SSDs. The close relation between performance overhead and access patterns motivates us to design a series of novel algorithms for I/O scheduler and buffer cache management. By exploiting refined access patterns such as sequential, page clustering, block clustering in a per-process per- file manner, a series of innovative algorithms on I/O scheduler and buffer cache can deliver higher performance of the file system and SSD devices.
    [Show full text]
  • Configuring Oracle Solaris ZFS for an Oracle Database
    An Oracle White Paper May 2010 Configuring Oracle® Solaris ZFS for an Oracle Database Oracle White Paper—Configuring ZFS for an Oracle Database Disclaimer The following is intended to outline our general product direction. It is intended for information purposes only, and may not be incorporated into any contract. It is not a commitment to deliver any material, code, or functionality, and should not be relied upon in making purchasing decisions. The development, release, and timing of any features or functionality described for Oracle’s products remains at the sole discretion of Oracle. Oracle White Paper—Configuring ZFS for an Oracle Database Configuring Oracle Solaris ZFS for an Oracle Database 1 Overview 1 Planning Oracle Solaris ZFS for Oracle Database Configuration 2 Configuring Oracle Solaris ZFS File Systems for an Oracle Database 5 Configuring Your Oracle Database on Oracle Solaris ZFS File Systems 10 Maintaining Oracle Solaris ZFS File Systems for an Oracle Database 11 Oracle White Paper—Configuring ZFS for an Oracle Database Configuring Oracle Solaris ZFS for an Oracle Database This document provides planning information and step-by-step instructions for configuring and maintaining Oracle Solaris ZFS file systems for an Oracle database. • Planning Oracle Solaris ZFS for Oracle Database Configuration • Configuring Oracle Solaris ZFS File Systems for an Oracle Database • Configuring Your Oracle Database on Oracle Solaris ZFS File Systems • Maintaining Oracle Solaris ZFS File Systems for an Oracle Database Overview A large number of enterprise customers today run an Oracle relational database on top of storage arrays with different sophistication levels and many customers would like to take advantage of the Oracle Solaris ZFS file system.
    [Show full text]
  • PC-Based Data Acquisition II Data Streaming to a Storage Device
    FYS3240 PC-based instrumentation and microcontrollers PC-based data acquisition II Data streaming to a storage device Spring 2016 – Lecture 9 Bekkeng, 20.01.2016 Data streaming • Data written to or read from a storage device at a sustained rate is often referred to as streaming • Trends in data storage – Ever-increasing amounts of data (Big Data) – Record “everything” and play it back later – Hard drives: faster, bigger, and cheaper – Solid state drives – RAID hardware – PCI Express • PCI Express provides higher, dedicated bandwidth Applications requiring high-speed data streaming (examples) • High speed data acquisition – Combined with many DAQ channels • Radar (Giga-samples/s) – RF recording and playback • High resolution and/or high speed video – Digital video recording and playback Key system components for high- speed streaming • Hardware Platform with High-Throughput and Low- Latency – PXI/PCI Express bus • High-Speed Data Storage – Hard Disk Drives (HDDs) in RAID – Solid-State Drives (SSDs) • Software for Streaming to Disk at High Rates – Parallel programming – Fast binary file format 32-Bit vs. 64-Bit OS for DAQ applications • A 32-bit processor can reference 232 bytes, or 4 GB of memory • A 64-bit processor are theoretically capable of referencing 264 locations in memory. However, all 64-bit versions of Microsoft operating systems currently impose a 16 TB limit on address space • Note: 64-bit versions of operating systems and application programs are note necessarily faster than their 32-bit counterparts. They can be slower! • The main benefits of 64-bits for DAQ applications is the large amounts of RAM possible. • Other applications that can benefit from 64-bits are those working with very large numbers.
    [Show full text]
  • (12) United States Patent (10) Patent No.: US 7,191,286 B2 Forrer, Jr
    US007191286B2 (12) United States Patent (10) Patent No.: US 7,191,286 B2 Forrer, Jr. et al. (45) Date of Patent: Mar. 13, 2007 (54) DATA REDUNDANCY IN INDIVIDUAL HARD (56) References Cited DRIVES U.S. PATENT DOCUMENTS (75) Inventors: Thomas R. Forrer, Jr., Round Rock, 6,028,725 A * 2/2000 Blumenau ...................... 360/8 TX (US); Jason Eric Moore, Austin, 2004/0179386 A1* 9/2004 Jun ............................ 365,145 TX (US); Abel Enrique Zuzuarregui, Paige, TX (US) * cited by examiner (73) Assignee: International Business Machines Primary Examiner Reginald Bragdon Corporation, Armonk, NY (US) Assistant Examiner Shawn Gu (74) Attorney, Agent, or Firm—Duke W. Yee; Diana R. (*) Notice: Subject to any disclaimer, the term of this Gerhardt; James O. Skarsten patent is extended or adjusted under 35 U.S.C. 154(b) by 366 days. (57) ABSTRACT (21) Appl. No.: 10/809,589 A method and system are disclosed for recovering lost data with redundancy in an individual hard drive. A mirroring (22) Filed: Mar. 25, 2004 type process is used in a single hard drive to maintain a backup copy of all data stored on that hard drive. The hard (65) Prior Publication Data drive maintains two copies of the stored data on different US 2005/0216657 A1 Sep. 29, 2005 storage media segments or partitions defined by separate read/write heads. In the event that a hard drive media defect (51) Int. C. or error occurs with respect to any of the data stored on a F6F 12/00 (2006.01) segment defined by one head, that data can be restored from (52) U.S.
    [Show full text]
  • Storage Administration Guide Storage Administration Guide SUSE Linux Enterprise Server 15
    SUSE Linux Enterprise Server 15 Storage Administration Guide Storage Administration Guide SUSE Linux Enterprise Server 15 Provides information about how to manage storage devices on a SUSE Linux Enterprise Server. Publication Date: September 24, 2021 SUSE LLC 1800 South Novell Place Provo, UT 84606 USA https://documentation.suse.com Copyright © 2006– 2021 SUSE LLC and contributors. All rights reserved. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or (at your option) version 1.3; with the Invariant Section being this copyright notice and license. A copy of the license version 1.2 is included in the section entitled “GNU Free Documentation License”. For SUSE trademarks, see https://www.suse.com/company/legal/ . All other third-party trademarks are the property of their respective owners. Trademark symbols (®, ™ etc.) denote trademarks of SUSE and its aliates. Asterisks (*) denote third-party trademarks. All information found in this book has been compiled with utmost attention to detail. However, this does not guarantee complete accuracy. Neither SUSE LLC, its aliates, the authors nor the translators shall be held liable for possible errors or the consequences thereof. Contents About This Guide xi 1 Available Documentation xi 2 Giving Feedback xiii 3 Documentation Conventions xiii 4 Product Life Cycle and Support xv Support Statement for SUSE Linux Enterprise Server xvi • Technology Previews xvii I FILE SYSTEMS AND MOUNTING 1 1 Overview of File Systems
    [Show full text]
  • Of File Systems and Storage Models
    Chapter 4 Of File Systems and Storage Models Disks are always full. It is futile to try to get more disk space. Data expands to fill any void. –Parkinson’sLawasappliedto disks 4.1 Introduction This chapter deals primarily with how we store data. Virtually all computer systems require some way to store data permanently; even so-called “diskless” systems do require access to certain files in order to boot, run and be useful. Albeit stored remotely (or in memory), these bits reside on some sort of storage system. Most frequently, data is stored on local hard disks, but over the last few years more and more of our files have moved “into the cloud”, where di↵erent providers o↵er easy access to large amounts of storage over the network. We have more and more computers depending on access to remote systems, shifting our traditional view of what constitutes a storage device. 74 CHAPTER 4. OF FILE SYSTEMS AND STORAGE MODELS 75 As system administrators, we are responsible for all kinds of devices: we build systems running entirely without local storage just as we maintain the massive enterprise storage arrays that enable decentralized data replication and archival. We manage large numbers of computers with their own hard drives, using a variety of technologies to maximize throughput before the data even gets onto a network. In order to be able to optimize our systems on this level, it is important for us to understand the principal concepts of how data is stored, the di↵erent storage models and disk interfaces.Itisimportanttobeawareofcertain physical properties of our storage media, and the impact they, as well as certain historic limitations, have on how we utilize disks.
    [Show full text]
  • Data Stored Based Test Pattern Generation in Flash Memory
    Special Issue - 2018 International Journal of Engineering Research & Technology (IJERT) ISSN: 2278-0181 ICONNECT - 2k18 Conference Proceedings Data Stored Based Test Pattern Generation in Flash Memory Priyadharshini M, Chelladurai T, M.E Vlsi design, PSNACET, Asst. Professor (ECE), PSNACET, Dindigul, India, Dindigul, India, Abstract-The Flash Memory built with floating gate transistor testing of the given input data stored in the memory. The main are easily affected by device noises that leads to Bit Error idea of the is to provide, Rate(BER). These noises heavily depend on the stored data pattern. Data Pattern Aware(DPA) is proposed to manipulate • The given input data is modified and stored using DPA. the ratio of 0’s and 1’s in stored data to reduce the probability of Data Patterns which are easily affected by device noises. A test • A part of DPA function known DPA-PPU (Pattern pattern is proposed to monitor the input vectors for concurrent Probability Unbalance) modifies the pattern of the given testing of NAND flash memory. Only required test pattern are data from the lowest number 1’s to its maximum. DPA- picked out from the entire sequence of generated test pattern. DRM (Data Redundancy Management) manages the These sequences are selected based on the data stored in redundancy caused by the process during the memory. A response vector provides a comparison and determines that the memory contains tested data for the given modification process. input. • Test pattern generated for the data pattern to be stored in memory and verified each time after every reset. Keyword: NAND flash memory, Data pattern and Test pattern generation.
    [Show full text]
  • Architectural Techniques for Improving NAND Flash Memory Reliability Yixin Luo
    Architectural Techniques for Improving NAND Flash Memory Reliability Yixin Luo CMU-CS-18-101 March 2018 School of Computer Science Carnegie Mellon University Pittsburgh, PA 15213 Thesis Committee Onur Mutlu, Chair Phillip B. Gibbons James C. Hoe Yu Cai, SK Hynix Erich F. Haratsch, Seagate Technology Submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy. Copyright c 2018 Yixin Luo This research was sponsored by Samsung, Qualcomm, AMD, the Oracle Software Engineering Innovation Foun- dation, Facebook, and the National Science Foundation under grant numbers CCF-0953246, CNS-1065112, CNS- 1320531, and CNS-1409723. The views and conclusions contained in this document are those of the author and should not be interpreted as representing the official policies, either expressed or implied, of any sponsoring institution, the U.S. government or any other entity. Keywords: Flash Memory, NAND Flash Memory, 3D NAND Flash Memory, Solid-state Drives (SSD), Nonvolatile Memory (NVM), Integrated Circuit Reliability, Error Characteriza- tion, Error Mitigation, Error Correction, Error Recovery, Data Recovery, Process Variation, Data Retention, Memory Systems, Memory Controllers, Data Storage Systems, Fault Tolerance, Com- puter Architecture Abstract Over the past decade, NAND flash memory has rapidly grown in popularity within modern computing systems, thanks to its short random access latency, high internal parallelism, low static power consumption, and small form factor. Today, NAND flash memory is widely used as the primary storage medium for smartphones, personal laptops, and data center servers. This growth in flash memory popularity has been sustained by the decreasing cost per bit of NAND flash memory devices over each technology generation, which is due to the increased storage density.
    [Show full text]
  • Drobotm Beyondraidtm Simplifies Storage Deployment and Management Safe
    WHITE PAPER DroboTM BeyondRAIDTM Simplifies Storage Deployment and Management Safe. Expandable. Simple. Table of Contents Introduction .....................................................................................................................................................................3 BeyondRAID .....................................................................................................................................................................4 Challenges of Traditional RAID ...............................................................................................................................4 Traditional RAID: Deployment ............................................................................................................................4 Traditional RAID: Capacity Growth ....................................................................................................................4 Traditional RAID: Protection Levels ...................................................................................................................5 Traditional RAID: Drive Failure ............................................................................................................................5 Traditional RAID: Mixed Capacity Drive Usage ...............................................................................................5 Traditional RAID: Storage Provisioning .............................................................................................................5 Thin Provisioning
    [Show full text]
  • Data Redundancy and Maintenance for Peer-To-Peer File Backup Systems Alessandro Duminuco
    Data Redundancy and Maintenance for Peer-to-Peer File Backup Systems Alessandro Duminuco To cite this version: Alessandro Duminuco. Data Redundancy and Maintenance for Peer-to-Peer File Backup Systems. domain_other. Télécom ParisTech, 2009. English. pastel-00005541 HAL Id: pastel-00005541 https://pastel.archives-ouvertes.fr/pastel-00005541 Submitted on 7 Jul 2010 HAL is a multi-disciplinary open access L’archive ouverte pluridisciplinaire HAL, est archive for the deposit and dissemination of sci- destinée au dépôt et à la diffusion de documents entific research documents, whether they are pub- scientifiques de niveau recherche, publiés ou non, lished or not. The documents may come from émanant des établissements d’enseignement et de teaching and research institutions in France or recherche français ou étrangers, des laboratoires abroad, or from public or private research centers. publics ou privés. École Doctorale d’Informatique, Télécommunications et Électronique de Paris Thèse présentée pour obtenir le grade de docteur de TELECOM ParisTech Spécialité : Informatique et réseaux Alessandro DUMINUCO Redondance et maintenance des données dans les systèmes de sauvegarde de fichiers pair-à-pair Data Redundancy and Maintenance for Peer-to-Peer File Backup Systems Soutenue le 20 Octobre 2009 devant le jury composé de Prof. Isabelle Demeure Président Prof. Pascal Felber Rapporteurs Dr. Philippe Nain Prof. Thorsten Strufe Examinateur Prof. Ernst Biersack Directeur de thèse Copyright c 2009 by Alessandro Duminuco ( [email protected] ). Typeset in LATEX. a Piero, che mi ha insegnato piú d’ogni altro. Abstract The amount of digital data produced by users, such as photos, videos, and digital docu- ments, has grown tremendously over the last decade.
    [Show full text]