Product Order Technical Tools & Support & Folder Now Documents Software Community TMS320F28044 SPRS357D –AUGUST 2006–REVISED JUNE 2020 TMS320F28044 Digital Signal Processor 1 Device Overview 1.1 Features 1 • High-performance 100-MHz (10-ns cycle time) • Communications port peripherals processor – Serial Peripheral Interface (SPI) module • TMS320C28x 32-bit CPU – Serial Communications Interface (SCI) – Single-cycle 16 × 16 and 32 × 32 multiply- – Inter-Integrated Circuit (I2C) bus accumulate (MAC) operations • Timers – Dual 16 × 16 MAC – Three 32-bit CPU timers – Fast interrupt response – Up to 16 16-bit timers – Unified memory programming model – Watchdog Timer module • On-chip memory • Up to 35 General-Purpose Input/Output (GPIO) – 64K × 16 flash pins with input filtering – 10K × 16 SARAM • On-chip JTAG emulation with real-time debug via – 1K × 16 OTP hardware – 4K × 16 Boot ROM • JTAG boundary scan support – Code Security Module protects against – IEEE Standard 1149.1-1990 Standard Test unauthorized memory access Access Port and Boundary Scan Architecture • Clocking • Low-power IDLE, STANDBY, and HALT modes – On-chip oscillator • Development tools – Clock-Fail-Detect mode – Code Composer Studio™ IDE with flash • Interrupts programming plug-in – Support for up to three external core interrupts – C28x-optimized ANSI C/C++ – Peripheral Interrupt Expansion (PIE) block that compiler/assembler/linker supports all peripheral interrupts – SYS/BIOS real-time operating system • High-speed, 12-bit ADC – USB-based JTAG debug probes – 80-ns (12.5-MSPS) conversion rate – IEEE Standard 1149.1-1990 Standard Test – 16 channels Access Port and Boundary Scan Architecture – Two sample-and-hold • Available Software – Single/simultaneous conversions – C2000™ Digital Power Supply Software Library – Internal or external reference – C28x IQ Math Library • High-resolution PWM – C28x header files with example programs for all peripherals – 16 outputs with 150-ps resolution – C28x DSP Library – 14.8 bits at 200-kHz switching – C28x Digital Motor Control Software Library – 13.4 bits at 500-kHz switching • Package options – 12.4 bits at 1-MHz switching – 100-pin Low-Profile Quad Flatpack (PZ) • Endianness: Little endian – 100-pin MicroStar BGA™ (GGM, ZGM) – RoHS-compliant, Green packaging • Temperature range: A: –40°C to 85°C (PZ, GGM, ZGM) 1.2 Applications • String inverter • Three phase UPS • Industrial AC-DC 1 An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA. TMS320F28044 SPRS357D –AUGUST 2006–REVISED JUNE 2020 www.ti.com 1.3 Description The TMS320F28044 device, member of the TMS320C28x DSP generation, is a highly integrated, high- performance solution for demanding control applications. Throughout this document, TMS320F28044 is abbreviated as F28044. Device Information(1) PART NUMBER PACKAGE BODY SIZE TMS320F28044ZGM BGA MicroStar (100) 10.0 mm × 10.0 mm TMS320F28044GGM BGA MicroStar (100) 10.0 mm × 10.0 mm TMS320F28044PZ LQFP (100) 14.0 mm × 14.0 mm (1) For more information on these devices, see Mechanical, Packaging, and Orderable Information. 2 Device Overview Copyright © 2006–2020, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28044 TMS320F28044 www.ti.com SPRS357D –AUGUST 2006–REVISED JUNE 2020 1.4 Functional Block Diagram Memory Bus TINT0 32-bit CPU TIMER 0 TINT1 32-bit CPU TIMER 1 TINT2 Real-Time JTAG 32-bit CPU TIMER 2 (TDI, TDO, TRST, TCK, 7 TMS, EMU0, EMU1) INT14 PIE (A) (96 Interrupts) INT[12:1] M0 SARAM 1K x 16 M1 SARAM NMI, INT13 1K x 16 External Interrupt Control 32 4 SCI-A FIFO L0 SARAM 16 SPI-A FIFO 4K x 16 (0-wait) 2 2 I C-A FIFO L1 SARAM 4K x 16 GPIOs (0-wait) (35) 16 ePWM1 to ePWM16 (16 PWM Outputs, C28x CPU GPIO MUX 6 Trip Zones, (100 MHz) 6 Timers, 16-Bit) FLASH 64K x 16 32 SYSCLKOUT OTP System Control 1K x 16 XCLKOUT RS XRS (Oscillator, PLL, XCLKIN Peripheral Clocking, CLKIN Boot ROM X1 Low-Power Modes, 4K x 16 Watchdog) X2 (1-wait state) ADCSOCA/B SOCA/B 12-Bit ADC 16 Channels Protected by the code-security module. Peripheral Bus A. 43 of the possible 96 interrupts are used on the devices. Figure 1-1. Functional Block Diagram Copyright © 2006–2020, Texas Instruments Incorporated Device Overview 3 Submit Documentation Feedback Product Folder Links: TMS320F28044 TMS320F28044 SPRS357D –AUGUST 2006–REVISED JUNE 2020 www.ti.com Table of Contents 1 Device Overview ......................................... 1 6 Detailed Description ................................... 53 1.1 Features .............................................. 1 6.1 Brief Descriptions.................................... 53 1.2 Applications........................................... 1 6.2 Peripherals .......................................... 60 1.3 Description............................................ 2 6.3 Memory Map ........................................ 85 1.4 Functional Block Diagram ............................ 3 6.4 Register Map ........................................ 88 2 Revision History ......................................... 5 6.5 Interrupts ............................................ 91 3 Device Comparison ..................................... 7 6.6 System Control ...................................... 96 3.1 Related Products ..................................... 7 6.7 Low-Power Modes Block .......................... 102 4 Terminal Configuration and Functions.............. 8 7 Applications, Implementation, and Layout ...... 103 4.1 Pin Diagrams ......................................... 8 7.1 TI Reference Design............................... 103 4.2 Signal Descriptions.................................. 10 8 Device and Documentation Support.............. 104 5 Specifications ........................................... 16 8.1 Getting Started..................................... 104 5.1 Absolute Maximum Ratings ........................ 16 8.2 Device and Development Support Tool 5.2 ESD Ratings – Commercial ......................... 16 Nomenclature ...................................... 105 5.3 Recommended Operating Conditions............... 17 8.3 Tools and Software ................................ 107 5.4 Power Consumption Summary ..................... 18 8.4 Documentation Support............................ 109 5.5 Electrical Characteristics ........................... 20 8.5 Support Resources ................................ 111 5.6 Thermal Resistance Characteristics for F28044 8.6 Trademarks ........................................ 111 100-Ball GGM Package ............................. 21 8.7 Electrostatic Discharge Caution ................... 111 5.7 Thermal Resistance Characteristics for F28044 8.8 Glossary............................................ 111 100-Pin PZ Package ................................ 21 9 Mechanical, Packaging, and Orderable 5.8 Thermal Design Considerations .................... 21 Information ............................................. 112 5.9 Timing and Switching Characteristics ............... 22 9.1 Packaging Information ............................. 112 5.10 On-Chip Analog-to-Digital Converter................ 47 4 Table of Contents Copyright © 2006–2020, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28044 TMS320F28044 www.ti.com SPRS357D –AUGUST 2006–REVISED JUNE 2020 2 Revision History Changes from January 18, 2010 to June 4, 2020 (from C Revision (January 2010) to D Revision) Page • Global: Restructured document. .................................................................................................. 1 • Global: Replaced "DSP/BIOS" with "SYS/BIOS". ............................................................................... 1 • Global: Replaced "emulator" with "JTAG debug probe". ....................................................................... 1 • Section 1 (Device Overview): Changed section title from "F28044 Digital Signal Processor" to "Device Overview". ............................................................................................................................ 1 • Section 1.1 (Features): Removed "Dynamic PLL Ratio Changes Supported" feature....................................... 1 • Section 1.1: Added "Endianness: Little Endian" feature. ........................................................................ 1 • Section 1.1: Removed "F28044 eZdsp Starter Kit" feature...................................................................... 1 • Section 1.2 (Applications): Added section. ....................................................................................... 1 • Section 1.3 (Description): Added section. ........................................................................................ 2 • Section 1.4 (Functional Block Diagram): Added section. ....................................................................... 3 • Section 3 (Device Comparison): Changed section title from "Introduction" to "Device Comparison". .................... 7 • Table 3-1 (Device Comparison): Changed table title from "Hardware Features" to "Device Comparison". ............. 7 • Table 3-1: Removed "Product status" row. ....................................................................................... 7 • Table 3-1: Changed "PWM outputs" to "PWM channels"........................................................................ 7 • Section 3.1 (Related Products): Added section. ................................................................................