Xilinx PG014 Logicore IP Ycrcb to RGB Color-Space Converter V6.00.A, Product Guide

Xilinx PG014 Logicore IP Ycrcb to RGB Color-Space Converter V6.00.A, Product Guide

LogiCORE IP YCrCb to RGB Color-Space Converter v6.00.a Product Guide PG014 July 25, 2012 Table of Contents SECTION I: SUMMARY IP Facts Chapter 1: Overview Feature Summary. 8 Applications . 9 Licensing and Ordering Information. 9 Chapter 2: Product Specification Standards Compliance . 10 Performance. 10 Resource Utilization. 11 Core Interfaces and Register Space . 13 Chapter 3: Designing with the Core General Design Guidelines . 27 Color-Space Conversion Background . 28 Clock, Enable, and Reset Considerations . 34 System Considerations . 36 Chapter 4: C Model Reference Installation and Directory Structure . 38 Using the C-Model . 40 Input and Output Video Structures . 42 Initializing the Input Video Structure . 43 Compiling with the YCrCb to RGB C-Model . 46 YCrCb to RGB Color-Space Converter v6.00.a www.xilinx.com 2 PG014 July 25, 2012 SECTION II: VIVADO DESIGN SUITE Chapter 5: Customizing and Generating the Core Graphical User Interface . 49 Output Generation. 53 Chapter 6: Constraining the Core Required Constraints . 54 Device, Package, and Speed Grade Selections. 54 Clock Frequencies . 54 Clock Management . 54 Clock Placement. 54 Banking . 55 Transceiver Placement . 55 I/O Standard and Placement. 55 SECTION III: ISE DESIGN SUITE Chapter 7: Customizing and Generating the Core Graphical User Interface . 57 Parameter Values in the XCO File . 61 Output Generation. 62 Chapter 8: Constraining the Core Required Constraints . 63 Device, Package, and Speed Grade Selections. 63 Clock Frequencies . 63 Clock Management . 63 Clock Placement. 63 Banking . 64 Transceiver Placement . 64 I/O Standard and Placement. 64 Chapter 9: Detailed Example Design Demonstration Test Bench . 65 Test Bench Structure . 65 Running the Simulation . 66 Directory and File Contents. 66 YCrCb to RGB Color-Space Converter v6.00.a www.xilinx.com 3 PG014 July 25, 2012 SECTION IV: APPENDICES Appendix A: Verification, Compliance, and Interoperability Simulation . 69 Hardware Testing. 69 Interoperability . 70 Appendix B: Migrating Appendix C: Debugging Bringing up the AXI4-Lite Interface. 72 Bringing up the AXI4-Stream Interfaces . 73 Debugging Features . 75 Interfacing to Third-Party IP . 76 Appendix D: Application Software Development Programmer’s Guide . 78 Appendix E: Additional Resources Xilinx Resources . 82 Solution Centers. 82 References . 82 Technical Support . 83 Revision History . 83 Notice of Disclaimer. ..

View Full Text

Details

  • File Type
    pdf
  • Upload Time
    -
  • Content Languages
    English
  • Upload User
    Anonymous/Not logged-in
  • File Pages
    84 Page
  • File Size
    -

Download

Channel Download Status
Express Download Enable

Copyright

We respect the copyrights and intellectual property rights of all users. All uploaded documents are either original works of the uploader or authorized works of the rightful owners.

  • Not to be reproduced or distributed without explicit permission.
  • Not used for commercial purposes outside of approved use cases.
  • Not used to infringe on the rights of the original creators.
  • If you believe any content infringes your copyright, please contact us immediately.

Support

For help with questions, suggestions, or problems, please contact us