VSC8489-10 and VSC8489-13

VSC8489-10 and VSC8489-13

VSC8489-10 and VSC8489-13 Dual Channel WAN/LAN/Backplane Highlights RXAUI/XAUI to SFP+/KR 10 GbE SerDes PHY • IEEE 1588v2 compliant with VeriTime™ • Failover switching and lane ordering Vitesse’s dual channel SerDes PHY provides fully • Simultaneous LAN and WAN support IEEE 1588v2-compliant devices and hardware-based KR • RXAUI/XAUI support support for timing-critical applications, including all • SFP+ I/O with KR support industry-standard protocol encapsulations. • 1 GbE support VeriTime™ is Vitesse’s patent-pending distributed timing technology Applications that delivers the industry’s most accurate IEEE 1588v2 timing implementation. IEEE 1588v2 timing integrated in the PHY is the • Multiple-port RXAUI/XAUI to quickest, lowest cost method of implementing the timing accuracy that SFI/ SFP+ line cards or NICs is critical to maintaining existing timing-critical capabilities during the • 10GBASE-KR compliant backplane migration from TDM to packet-based architectures. transceivers The VSC8489-10 and VSC8489-13 devices support 1-step and 2-step • Carrier Ethernet networks requiring PTP frames for ordinary clock, boundary clock, and transparent clock IEEE 1588v2 timing applications, along with complete Y.1731 OAM performance monitoring capabilities. • Secure data center to data center interconnects The devices meet the SFP+ SR/LR/ER/220MMF host requirements in accordance with the SFF-8431 specifications. They also compensate • 10 GbE switch cards and router cards for optical impairments in SFP+ applications, along with degradations of the PCB. The devices provide full KR support, including KR state machine, for autonegotiation and link optimization. The transmit path incorporates a multitap output driver to provide flexibility to meet the demanding 10GBASE-KR (IEEE 802.3ap) Tx output launch requirements. Highly flexible clocking options enable Layer 1 support for Synchronous Ethernet. The devices use a single 156.25 MHz reference clock for LAN/WAN operation. They include a failover switching capability for protection routing, along with selectable lane ordering. A complete suite of BIST functionality includes line and client loopbacks along with pattern generation and error detection. 10 GbE Line Card or NIC Switch Module RXAUI/XAUI 2×10G 2×1G 10 GbE 2/4 2/4 RXAUI/ Dual SFP+/XFP XAUI VSC8489 VSC8489 2/4 10 GbE Switch MAC/NIC 2/4 SFP+/XFP 2×10G/ RXAUI/ 2×1G XAUI 10GBASE-KR Backplane www.vitesse.com Making next-generation networks a reality. VSC8489-10 and VSC8489-13 Range of Support Flexibility • IEEE 1588v2/Y.1731 OAM precision timing support at • Failover switching and lane ordering 1.25 Gbps and 10.3 Gbps • VScope input signal monitoring integrated circuit • Compliant to IEEE 802.3ae and SFF-8431 electrical • Host-side and line-side loopbacks with BIST functions (SFI) specifications • I/O programmability for lane swap, invert, amplitude, • 9.95 Gbps WAN and 10.3 Gbps LAN operation, as well slew, pre-emphasis, and equalization as 1.25 Gbps Ethernet support • Optional forward error correction (FEC) • Supports all standard SFP+ applications • Synchronous Ethernet support with flexible clocking • Support for 10GBASE-KR (IEEE 802.3ap) for 10G backplanes, including 1.25 Gbps and 10.3 Gbps • Passive copper cable support for minimum autonegotiation transmission cost • Adaptive equalization receiver and programmable, • Pin-compatible with VSC8489, VSC8490, and multitap transmitter pre-emphasis VSC8491 • Synchronous Ethernet support Related Vitesse Products • MDIO/SPI and two-wire serial slave management Visit www.vitesse.com for information about these related interfaces Vitesse products: Key Specifications • VSC8490-10 • VSC8491-10 • 900 mW typical for each bidirectional channel • VSC8572 • 1.2 V and 1.0 V core power supplies (2.5 V TTL supply) • VSC8574 • 0 °C to 95 °C temperature range for VSC8489-10 • VSC8584 • –40 °C to 110 °C temperature range for VSC8489-13 PLL Clocking Network for Timing and Retiming (including SyncE Support) PLL PCS RXAUI SFP+ XAUI KR 1 GbE MUX 1 GbE FIFO 2× 2× 6.25 G 2× 4× 3.125 G SERDES XGXS PCS WIS SERDES 2× 10 G 2× 4× 3.125 G 2× 1 G LINE FIFO HOST/CLIENT RXAUI SFP+ XAUI MUX KR 1 GbE 1 GbE PCS SPI/MDIO/ SPI MDIO Two-Wire Two-Wire Serial Configuration and Status Registers Two-Wire Serial Two-Wire Serial Slave Slave Serial Slave Master Vitesse Semiconductor Corporaon www.vitesse.com ©2014 by Vitesse Semiconductor Corporation. All Rights Reserved. Products and specifications may change at any time without notice and Vitesse assumes no responsibility for the information provided herein. VPPD-03466. Revision 1.0..

View Full Text

Details

  • File Type
    pdf
  • Upload Time
    -
  • Content Languages
    English
  • Upload User
    Anonymous/Not logged-in
  • File Pages
    2 Page
  • File Size
    -

Download

Channel Download Status
Express Download Enable

Copyright

We respect the copyrights and intellectual property rights of all users. All uploaded documents are either original works of the uploader or authorized works of the rightful owners.

  • Not to be reproduced or distributed without explicit permission.
  • Not used for commercial purposes outside of approved use cases.
  • Not used to infringe on the rights of the original creators.
  • If you believe any content infringes your copyright, please contact us immediately.

Support

For help with questions, suggestions, or problems, please contact us