ZFRQQHFWH 97& $SROOR3UR 0+] 6LQJOH&KLS6RFNHW6ORW1RUWK%ULGJH IRU'HVNWRSDQG0RELOH3&6\VWHPV ZLWK$*3DQG3&, SOXV$GYDQFHG(&&0HPRU\&RQWUROOHU VXSSRUWLQJ6'5$0('2DQG)3* 3UHOLPLQDU\5HYLVLRQ -XO\ 9,$7(&+12/2*,(6,1& &RS\ULJKW1RWLFH &RS\ULJKW 9,$ 7HFKQRORJLHV ,QFRUSRUDWHG 3ULQWHG LQ WKH 8QLWHG 6WDWHV $// 5,*+76 5(6(59(' 1R SDUW RI WKLV GRFXPHQW PD\ EH UHSURGXFHG WUDQVPLWWHG WUDQVFULEHG VWRUHG LQ D UHWULHYDO V\VWHP RU WUDQVODWHG LQWR DQ\ ODQJXDJH LQ DQ\ IRUP RU E\ DQ\ PHDQV HOHFWURQLF PHFKDQLFDO PDJQHWLF RSWLFDO FKHPLFDO PDQXDO RU RWKHUZLVH ZLWKRXW WKH SULRU ZULWWHQ SHUPLVVLRQ RI 9,$ 7HFKQRORJLHV ,QFRUSRUDWHG 97& 97&% 97& 97& 97& 97& 97& 979$7 97& 97&$7 97& 97& 97& 97& 97& 0RELOH 6RXWK 6XSHU 6RXWK $SROOR 93 $SROOR 93; $SROOR 93 $SROOR 93 $SROOR 093 $SROOR 3 DQG $SROOR 3UR PD\ RQO\ EH XVHG WR LGHQWLI\ SURGXFWV RI 9,$ 7HFKQRORJLHV 3670 LV D UHJLVWHUHG WUDGHPDUN RI ,QWHUQDWLRQDO %XVLQHVV 0DFKLQHV &RUS 3HQWLXP70 3&70 3&70 DQG 00;70 DUH UHJLVWHUHG WUDGHPDUNV RI ,QWHO &RUS 70 &\UL[; LV D UHJLVWHUHG WUDGHPDUN RI &\UL[ &RUS 70 70 70 70 $0'. $0'. $0'. DQG $0'. DUH UHJLVWHUHG WUDGHPDUNV RI $GYDQFHG 0LFUR 'HYLFHV &RUS :LQGRZV 70 DQG 3OXJ DQG 3OD\70 DUH UHJLVWHUHG WUDGHPDUNV RI 0LFURVRIW &RUS 3&,70 LV D UHJLVWHUHG WUDGHPDUN RI WKH 3&, 6SHFLDO ,QWHUHVW *URXS 9(6$ LV D WUDGHPDUN RI WKH 9LGHR (OHFWURQLFV 6WDQGDUGV $VVRFLDWLRQ $OO WUDGHPDUNV DUH WKH SURSHUWLHV RI WKHLU UHVSHFWLYH RZQHUV 'LVFODLPHU1RWLFH 1R OLFHQVH LV JUDQWHG LPSOLHG RU RWKHUZLVH XQGHU DQ\ SDWHQW RU SDWHQW ULJKWV RI 9,$ 7HFKQRORJLHV 9,$ 7HFKQRORJLHV PDNHV QR ZDUUDQWLHV LPSOLHG RU RWKHUZLVH LQ UHJDUG WR WKLV GRFXPHQW DQG WR WKH SURGXFWV GHVFULEHG LQ WKLV GRFXPHQW 7KH LQIRUPDWLRQ SURYLGHG E\ WKLV GRFXPHQW LV EHOLHYHG WR EH DFFXUDWH DQG UHOLDEOH WR WKH SXEOLFDWLRQ GDWH RI WKLV GRFXPHQW +RZHYHU 9,$ 7HFKQRORJLHV DVVXPHV QR UHVSRQVLELOLW\ IRU DQ\ HUURUV LQ WKLV GRFXPHQW )XUWKHUPRUH 9,$ 7HFKQRORJLHV DVVXPHV QR UHVSRQVLELOLW\ IRU WKH XVH RU PLVXVH RI WKH LQIRUPDWLRQ LQ WKLV GRFXPHQW DQG IRU DQ\ SDWHQW LQIULQJHPHQWV WKDW PD\ DULVH IURP WKH XVH RI WKLV GRFXPHQW 7KH LQIRUPDWLRQ DQG SURGXFW VSHFLILFDWLRQV ZLWKLQ WKLV GRFXPHQW DUH VXEMHFW WR FKDQJH DW DQ\ WLPH ZLWKRXW QRWLFH DQG ZLWKRXW REOLJDWLRQ WR QRWLI\ DQ\ SHUVRQ RI VXFK FKDQJH 2IILFHV 86$ 2IILFH 7DLSHL 2IILFH 0LVVLRQ &RXUW WK )ORRU 1R )UHPRQW &$ &KXQJ&KHQJ 5RDG +VLQ7LHQ 86$ 7DLSHL 7DLZDQ 52& 7HO 7HO )D[ )D[ 2QOLQH6HUYLFHV +RPH 3DJH http://www.via.com.tw 7DLZDQ ¤RU http://www.viatech.com 86$ )73 6HUYHU ftp.via.com.tw 7DLZDQ %%6 7HFKQRORJLHV ,QF :H&H&RRQQQQHFWHFW VT82C691 REVISION HISTORY Document Release Date Revision Initials 0.1 11/11/97 Initial internal release based on Apollo MVP3 Data Sheet Revision 0.5 DH Replaced CPU interface pin descriptions from Apollo P6 Data Sheet 0.2 12/15/97 Incorporated changes based on internal document review DH Added preliminary pinouts Updated mechanical specification to reflect 492-ball BGA 0.3 12/18/97 Updated pinouts to proposed pinout DH 0.4 1/30/98 Updated pinouts to final pinout DH Fixed CPU/DRAM Frequency strapping options (moved to MECC0 and 2) 0.5 2/13/98 Updated feature bullets DH Fixed GTLREF pin number in pin descriptions Moved strapping options from HA to MECC (PCLK description, Rx68-69) Updated register and bit definitions: Added Rx2C Subsystem Vendor ID and Rx2E Subsystem ID Added clarifying note on Rx50[7] Redefined Rx51 all bits Added Rx52[7] (strap MECC4) GTL pullup enable Added Rx6B[3-1] suspend refresh rate Changed Rx6C[7] to reserved / do not program Added Rx6D[7] MAB output disable Removed Rx70[5] (no function) and added new bits Rx70[3,0], Rx73[4] Swapped 0/1 bit definition for Rx78[5] Added RxF0-F7 BIOS Scratch Registers 0.6 2/17/98 Removed internal CPU frequency comment in feature bullets DH Added BIOS scratch registers to register summary tables Fixed typos in Rx51[5] and Rx70[0] 1.0 7/16/98 Changed 586B to 596 in Apollo Pro Chipset DH Removed DDR, Virtual Channel, and ESDRAM feature bullets Fixed feature bullet / overview errors regarding writeback & EDO timing Changed Device 0 Rx78[4] to “Reserved, Do Not Program” Updated AGP spec support from 1.0 to 2.0 Preliminary Revision 1.0 July 16, 1998 -i- Revision History 7HFKQRORJLHV ,QF :H&H&RRQQQQHFWHFW VT82C691 TABLE OF CONTENTS REVISION HISTORY........................................................................................................................................................................I TABLE OF CONTENTS.................................................................................................................................................................. II LIST OF FIGURES..........................................................................................................................................................................III LIST OF TABLES ...........................................................................................................................................................................IV APOLLO PRO ................................................................................................................................................................................... 1 OVERVIEW ....................................................................................................................................................................................... 4 PINOUTS – VT82C691 APOLLO PRO........................................................................................................................................... 6 PIN DESCRIPTIONS ........................................................................................................................................................................ 9 REGISTERS..................................................................................................................................................................................... 17 REGISTER OVERVIEW ................................................................................................................................................................. 17 MISCELLANEOUS I/O................................................................................................................................................................... 20 CONFIGURATION SPACE I/O ....................................................................................................................................................... 20 REGISTER DESCRIPTIONS............................................................................................................................................................ 21 Device 0 Header Registers - Host Bridge............................................................................................................................ 21 Device 0 Configuration Registers - Host Bridge ................................................................................................................ 23 Host CPU Control................................................................................................................................................................................. 23 DRAM Control ..................................................................................................................................................................................... 24 PCI Bus #1 Control............................................................................................................................................................................... 30 GART / Graphics Aperture Control ...................................................................................................................................................... 33 AGP Control ......................................................................................................................................................................................... 35 Device 1 Header Registers - PCI-to-PCI Bridge ................................................................................................................ 37 Device 1 Configuration Registers - PCI-to-PCI Bridge..................................................................................................... 40 PCI Bus #2 Control............................................................................................................................................................................... 40 ELECTRICAL SPECIFICATIONS............................................................................................................................................... 41 ABSOLUTE MAXIMUM RATINGS ................................................................................................................................................. 41 DC CHARACTERISTICS................................................................................................................................................................ 41 AC TIMING SPECIFICATIONS ...................................................................................................................................................... 41 MECHANICAL SPECIFICATIONS............................................................................................................................................. 47 Preliminary Revision 1.0 July 16, 1998 -ii- Table of Contents 7HFKQRORJLHV ,QF :H&H&RRQQQQHFWHFW VT82C691 LIST OF FIGURES FIGURE 1. APOLLO PRO SYSTEM BLOCK DIAGRAM USING THE VT82C596 MOBILE SOUTH BRIDGE.............. 4 FIGURE 2. VT82C691 BALL DIAGRAM (TOP VIEW).............................................................................................................