High Voltage Implanted RESURF P-LDMOS Using Bicmos

High Voltage Implanted RESURF P-LDMOS Using Bicmos

2132 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 40, NO. 11, NOVEMBER 1993 0.31 volts respectively at 60 A/cm2, compared with 0.32 planar junction under the drain, VBp. VBp can be derived and 0.41 Volts for devices with 1.5 pm P+ window, thus, by considering it as a punched-through diode breakdown. confirming the benefits of using submicron technology. To accurately calculate VBp,the doping profile of the bur- These JBS rectifiers exhibited reverse blocking voltages ied layer must be considered and is assumed exponential: of 30-32 V at 100”C, which is 80% of the plane parallel No = ND(0)exp (ax), where a is the impurity gradient. breakdown voltage for this doping in excellent agreement This assumption is quite effective within a range of x. with the simulations, as against the soft breakdown char- Calculating results shows that VBp increases with the in- acteristics (BV < 20 V at 100°C) of a Schottky rectifier. crease of td or the decrease of a. It implies and will further Leaka e current densities for Ti and Cr devices were 3.2 be verified by the experimental results that the model is A/cm 8 and 0.025 A/cm2 at 25 V and 100°C. Trade-off more accurate than the one assuming an abrupt buried curves between forward voltage drop and reverse leakage layer-drift region junction. current show 20X reduction in leakage current for the To use the RESURF principle, the charges in the lightly same forward drop as compared with previous reports [4], doped(drift region must be modified [3]. The additional [5] when the P+-linewidth is reduced to 0.5 pm. The impla t dose needed can be derived. It shows that for a power dissipation curves indicate higher operating tem- from ?1 to 2 (/pm), the typical values investigated, the peratures, 175°C for Cr-JBS rectifiers and 100°C for Ti- deviation of the implant dose is negligible. Clearly, it will JBS rectifiers as compared with 100°C for conventional introduce no more process step if such an implant can be Cr-SBD and 25 “C for conventional Ti-SBD. Thus this pa- realized simultaneously with the boron field implant, a per conclusively demonstrates that the use of submicron chan-stop process. However, the field implant only cov- technology can lead to significant improvement in JBS ers field oxide region, part of the drift region. To study rectifier characteristics. its impact. Several implant placements under the field ox- [l] B. J. Baliga, Modern Power Devices. New York: Wiley, 1987. ide are investigated. The final field implant dose should [2] B. J. Baliga, “The pinch rectifier,” IEEE Electron Device Lett., vol. be carefully chosen to satisfy both the field voltage and EDL-5, p. 194, 1984. the drift charge. The dopant impurity redistribution should [3] H. R. Chang and B. J. Baliga, “High-current, low-forward drop JBS power rectifiers,” Solid State Electron., vol. 29, pp. 359-363, 1986. be considered. The energy is chosen to form a very abrupt [4] H. Kozaka et al., “Low leakage current Schottky barrier diode,” in profile at the surface. From these consideration, the im- Proc. Internat. Symp. Power Semiconductor Devices & ICs,” 1992, plant is chosen 4 X lOI3 cm-*, 50 kev. pp. 80-85. [5] S. Kunori et al., “The low power dissipation Schottky barrier diode After processing, we investigate V, the Ronwith differ- with trench structure,” in Proc. International Symposium on Power ent implant placements (LA,LB) and field oxide lengths Semiconductor Devices & ICs,” 1992, pp. 66-71. LF. We find that despite the ion implant covers part of the drift region, the device performance can still be greatly improved. Results show that a long enough implant, com- patible with LF, under the field oxide can results in the VA-5 High Voltage Implanted RESURF p-LDMOS maximum (V, = VBp). This is verified by the simulation Using BICMOS Technology-Ming-Jiang Zhou, A. De results, which shows that the peak of the surface electric Bruycker,* A. Van Calster,* and J. Witters,** MESA field is significantly reduced. Results also show that a full Research Institute, University of Twente, P.O. Box 217, length (LF) implantation under the field oxide can result 7500 AE Enschede, The Netherlands Tel. 0533-892643. in the minimum Ron for a fixed LF. This method is very simple and valuable for integration applications. The high voltage DMOST based on BICMOS technol- *A. De Bruycker and A. Van Calster are with the Department of Elec- ogy [l] are becoming more attractive because of its easy tronics and Information Systems, University of Gent, St.-Pietersnieuw- integration with bipolar and CMOS devices. Its process straat 41, B-9000, Gent, Belgium Tel. 091-643380. is required to be as compatible as possible with the BIC- **J. Witters is with the Mietec-Alcatel, Belgium Tel. 055-33221 1. MOS technology. This paper presents a complementary [l] J. Witters, “A modular BICMOS technology including 85 V DMOS devices for analogue/digital ASIC application,” in ESSDERC’92, RESURF [2] p-LDMOS in which the n+ buried layer is Leuven, Belgium, 1992, pp. 555-558. used, for the first time, as an effective substrate and the [2] J. A. Appels and H. M. J. Vaes, “High voltage thin layer devices field implant is introduced to modify the drift charges. (RESURF devices),” in IEDM Tech. Dig., 1979, pp. 238-241. [3] E. J. Wildi, P. V. Gray, T. P. Chow, and H. R. Chang, “Modeling The implant conditions in this case, particularly the place- and process implementation of implanted RESURF devices,” in IEDM ments, will be studied. Tech. Dig., 1982, pp. 268-271. The starting material is a p-type wafer above which is p-epitaxy. The n+ buried layer, necessary for bipolar de- vices and latch-up immunity, is meantime the effective substrate of the DMOS. Because of the buried layer dif- VA-6 Ultralow On-Resistance P-Channel Lateral fusion, the drift depth td becomes much smaller. td can DMOS Fabricated on (110)-Oriented Si Substrate-K. not be chosen arbitrary due to the requirement of the re- Throngnumchai, Nissan Research Center, Nissan Motor duction of the collector series resistance and that of the Co., Ltd., Kanagawa-ken 237, Japan Tel: +81-468-67- immunity of the latch-up. Obviously, the device break- 5183; Fax: +81-468-65-8104; E-mail: krai- down voltage V, cannot exceed that of the composite [email protected]. nissan.co.jp .

View Full Text

Details

  • File Type
    pdf
  • Upload Time
    -
  • Content Languages
    English
  • Upload User
    Anonymous/Not logged-in
  • File Pages
    1 Page
  • File Size
    -

Download

Channel Download Status
Express Download Enable

Copyright

We respect the copyrights and intellectual property rights of all users. All uploaded documents are either original works of the uploader or authorized works of the rightful owners.

  • Not to be reproduced or distributed without explicit permission.
  • Not used for commercial purposes outside of approved use cases.
  • Not used to infringe on the rights of the original creators.
  • If you believe any content infringes your copyright, please contact us immediately.

Support

For help with questions, suggestions, or problems, please contact us