MachXO2™ LPDDR SDRAM Controller IP Core User’s Guide February 2014 IPUG92_01.3 Table of Contents Chapter 1. Introduction .......................................................................................................................... 4 Introduction ........................................................................................................................................................... 4 Quick Facts ........................................................................................................................................................... 4 Features ................................................................................................................................................................ 4 Chapter 2. Functional Description ........................................................................................................ 5 Overview ............................................................................................................................................................... 5 Initialization Block......................................................................................................................................... 5 Read Training Block..................................................................................................................................... 6 Data Control Block ....................................................................................................................................... 6 LPDDR I/Os ................................................................................................................................................. 6 Command Decode Logic Block.................................................................................................................... 6 Command Application Logic Block............................................................................................................... 6 Signal Descriptions ............................................................................................................................................... 6 Using the Local User Interface.............................................................................................................................. 9 Initialization and Training ............................................................................................................................. 9 Command and Address ............................................................................................................................. 10 User Commands ........................................................................................................................................ 11 Power Down and Deep Power Down......................................................................................................... 13 User Commands for Wishbone Interface................................................................................................... 14 Local-to-Memory Address Mapping .................................................................................................................... 15 Mode Register Programming .............................................................................................................................. 15 Chapter 3. Parameter Settings ............................................................................................................ 16 Mode Tab ............................................................................................................................................................ 17 Type Tab ............................................................................................................................................................. 17 Select Memory ........................................................................................................................................... 17 Clock .......................................................................................................................................................... 17 Memory Data Bus Size .............................................................................................................................. 18 Clock Width................................................................................................................................................ 18 Wishbone Bus............................................................................................................................................ 18 Setting Tab.......................................................................................................................................................... 18 Row Size.................................................................................................................................................... 19 Column Size............................................................................................................................................... 19 Auto Refresh Burst Count .......................................................................................................................... 19 External Auto Refresh................................................................................................................................ 19 Read Re-training........................................................................................................................................ 19 Re-training Period ...................................................................................................................................... 19 Address Space for Training........................................................................................................................ 19 Read Data Auto Alignment......................................................................................................................... 19 Partial Array Self Refresh........................................................................................................................... 19 Memory Clock ............................................................................................................................................ 20 Burst Length............................................................................................................................................... 20 CAS Latency .............................................................................................................................................. 20 Burst Type.................................................................................................................................................. 20 Memory Device Timing Tab ................................................................................................................................ 21 Manually Adjust.......................................................................................................................................... 21 tCLK – Memory Clock ................................................................................................................................ 21 Synthesis and Simulation Tab............................................................................................................................. 22 Support Synplify......................................................................................................................................... 22 Support LSE............................................................................................................................................... 22 © 2014 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. IPUG92_01.3, February 2014 2 LPDDR SDRAM Controller User’s Guide Table of Contents Support ModelSim...................................................................................................................................... 22 Support Active HDL.................................................................................................................................... 22 Core Synthesis with Lattice LSE................................................................................................................ 22 Info Tab ............................................................................................................................................................... 23 Memory I/F Pins......................................................................................................................................... 23 User I/F Pins .............................................................................................................................................. 23 Getting Started .................................................................................................................................................... 24 Chapter 4. IP Core Generation............................................................................................................. 24 IPexpress-Created Files and Top Level Directory Structure............................................................................... 26 LPDDR SDRAM Controller IP Core File