HP Consortium for Advanced Scientific and Technical Computing World-Wide User Group Meeting ISS Hyperscale and HPC Organization The Westin Hotel Leipzig HP-CAST 20 Final Agenda V3.0 (Sessions and chairs are subject to change without notice) Supported by: Thursday, June 13th – Registration & Get-Together 18:00 – 22:00 Registration 18:00 – 22:00 Welcome Reception for All Attendees – Sky Bar FALCO at the Westin Hotel Friday, June 14th – Conference Section 08:00 – 18:00 Registration Board Introduction and HP Executive Updates HP-Liaison Frank Baetke, HP 08:15 – 09:20 HP-CAST President Rudolf Lohner, KIT/SCC HP Executive Updates on HPC Trends Paul Santeler, HP Scott Misage, HP Invited Partner Keynotes and Updates 09:20 – 09:50 High-Performance Computing Trends in the Georg Scheuerer, ANSYS Europe Manufacturing Industry 09:50 – 10:00 Making HPC Simulation Access Easier Benoît Vautrin, OVH (Oxalya) France 10:00 – 10:30 Break Invited Customer Keynotes 10:30 – 11:00 IT Infrastructure for HPC and Challenges of HPC Wolfgang Burke, BMW Germany Collocation at BMW 11:00 – 11:20 Deployment of HP Clusters in Iceland Guõbrandur R. Sigurõsson, Opin Kerfi Iceland 11:20 – 11:30 Q&A Session Short Processor Technology Updates Roberto Dognini, AMD Karl Freund, Calxeda (ARM) 11:30 – 12:30 John Hengeveld, Intel Timothy Lanfear, NVIDIA Sanjay Bhal, TI (ARM/DSP) 12:30 – 13:30 Lunch Friday, June 14th – Conference Section Attention: ATTENDANCE RESTRICTIONS APPLY Platforms and Products – #1 In Detail Roadmaps & Updates for Ed Turkel, HP 13:30 – 14:00 - Next Generation BL-, DL- and SL-Series ISS / HP Product Managers - Accelerator and Coprocessor Options - Next Generation Storage Products Platforms and Products – #2 14:00 – 14:25 HP Moonshot and Next Generation Systems Gerald Kleyn, Nicolas Dubé, HP Platforms and Products – #3 14:25 – 14:40 Next Generation HPC based on Containers / PODs Graham Muncer, HP Performance Evaluation Application Performance Characterization of HP Dave Field, HP 14:40 – 15:10 Server Clusters 15:10 – 15:40 Break Invited Customers Lectures and Site Updates 15:40 – 16:00 Can You Get Performance from Xeon Phi Easily? Andrés Gomez, CESGA Spain Lessons Learned from Two Real Cases 16:00 – 16:20 HPC Simulations in Nuclear Core Design Michael Riedmann, AREVA Germany 16:20 – 16:45 HPC Trends at Energy Utilities – Objectives and Andreas Liehr, EnBW Energy Germany Challenges 16:45 – 17:00 Early experiences from our 19,200-core HP Peter Larsson, NSC Sweden SL230s cluster "Triolith" 17:00 – 17:15 HPC Service at DTU: From Freshman to Expert Bernd Damman, DTU Denmark 17:15 – 17:30 The Siberian Supercomputer Center SB RAS Nikolay V. Kuchin, ICM & MG SB RAS Russian Federation 17:30 – 17:45 CSC - IT Center for Science – A Site Update Johan Guldmyr, CSC Finland 17:45 – 18:00 New brain research center, New HPC system at Nizar Abed, Hebrew University of the Hebrew University of Jerusalem Jerusalem 18:00 – 18:15 Closing Plenum Sessions: Rudolf Lohner, KIT Questionnaires & General Q&A. Frank Baetke, HP 19:00 - 23:00 Gala Dinner at the Historical „Auerbachs Keller“ Saturday, June 15th – Tutorial and SIG Section Track A Accelerator, Coprocessors and Supporting Software Environments Track B Files, Storage and Parallel File-systems Track C Clouds, Cluster and Workflow Management Track D System Architectures including Interconnects SIGs Special Interest Groups – Fostering Collaboration Between HP and Customers Saturday, June 15th – Tutorial and SIG Section Tutorial A1: NVIDIA GPU Update and Software Chair: Olivier Blondel, NVIDIA Environments ATTENDANCE RESTRICTIONS APPLY 08:00 – 09:00 NVIDIA GPU Leadership with Kepler and Beyond Timothy Lanfear, NVIDIA Tutorial A2: Intel and the future of HPC Chair: John Hengeveld, Intel ATTENDANCE RESTRICTIONS APPLY 09:00 – 10:00 Compute, Fabric, and Storage Technology (NDA) Thor Sewell & Joe Yaworski, Intel Overview – Built for Breakthroughs Tutorial B1: HPC Storage System Components Chair: Rajiv Thakkar & Dick Bland, HP 08:00 – 08:30 Storage Components and Subsystems for High Rajiv Thakkar, HP Performance and Reliability Tutorial B2: Worldwide Initiatives Focusing on Chair: Rajiv Thakkar & Dick Bland, HP Future Development of LUSTRE Moving Lustre Forward (30) Brent Gorda, Intel 08:30 – 10:00 The Future of OpenSource Lustre (20) Peter Haas, Peer Technologies The Acquisition of Lustre® and Future (20) Kevin Canady, Xyratex EOFS – European Open File-System Society (10) Hugo Falter et al., EOFS Open SFS – Scalable File-System Society (10) Kevin Canady, OpenSFS Tutorial C1/2: Workflow Management & Clouds Chair: Jean-Luc Assor & Nathalie Viollet, HP Introduction: HP Cloud Strategy (10) Derek Cockerton, HP EMEA CloudPYME: A Full Value-chain Ecosystem for the Andrés Gomez, CESGA Provision of Modeling and Simulation Services on Cloud for SMEs (20) Leverage HP Cloud Service Automation and Moab Bernhard Schott, Adaptive Computing 08:00 – 10:00 Cloud Optimizer for Technical Computing (20) Case Study: Customizing an HPC Environment for Bill Nitzberg, Altair Engineering the Cloud (20) Running CAD, CAE and other 3D applications in Karsten Gaier, NICE your Technical Cloud (20) HPCSpot a complete HPC cloud solution (20) Benoît Vautrin, OVH (Oxalya) General Q&A – Focus Clouds and SMEs (10) Tutorial D1: Interconnects Technology Progress Chair: François Poulain, HP 08:00 – 09:00 Introducing Connect-IB 100Gb/s Device and the Gilad Shainer & Scot Schultz, New Transport Service (30) Mellanox Intel Fabrics – Today and Tomorrow (30) Thor Sewell & Joe Yaworski, Intel Tutorial D2: SMP / PGAS Systems, Environments Chair: Patrick Demichel, HP and Programming Paradigms 09:00 – 10:00 HPC & Big-Data – The Benefits of Large Benzi Galili, ScaleMP Shared-Memory (30) Unified profiling and debugging from Allinea: Patrick Wohlschlegel, Allinea more time computing, less time in tools (30) 10:00 – 10:30 Break Saturday, June 15th – Tutorial and SIG Section cont. Tutorial A3: Experiences with Applications Chair: François Poulain, HP Tuned for Intel Coprocessors and NVIDIA GPUs Trajectory calculations with extreme GPU-based André Brahmann, Helmut Schmidt performance gains (15) University Enabling HPC Applications on the Xeon Phi Bill Nitzberg, Altair Engineering 10:30 – 11:30 Coprocessor (15) Optimizing Cache Memory and Performance on Nikolay Piskun, Rogue Wave Multi-core Nodes and the Intel® Xeon® Phi Coprocessor (15) Stories from the Trenches - A Survey of Real John Melonakos, Accelereyes Acceleration Stories from 4 Major Industries (15) Tutorial A4: Accelerators, Coprocessors, FPGA: Chair: François Poulain, HP Systems & Software Development Environments OpenCL Acceleration Success Stories and Mike Strickland, Altera Direction (15) 11:30 – 12:30 Accelerating at Full Speed: How TotalView Erase Nikolay Piskun, Rogue Wave Differences in Debugging Multiple Platforms (15) FPGA Acceleration using OpenCL on Proliant (15) Craig Petrie, Nallatech Developing Software Libraries for CUDA & OpenCL John Melonakos, Accelereyes for Fast, Productive and Portable Apps (15) Tutorial B3/4: HPC and Big Data Storage- and Chair: Rajiv Thakkar & Dick Bland, HP Parallel File-systems The Fraunhofer Parallel Filesystem (20) Franz-Josef Pfreundt, FhG (Fraunhofer Society) ActiveStor 14: Scale-Out NAS Designed for Big Geoffrey Noer, Panasas Data (20) 10:30 – 12:30 Facing the Challenges of a fully Distributed Bradley King, Scality Object-Based Storage Architecture (20) Performance and High Availability in Lustre Torben Kling Petersen, Xyratex Solutions (20) Next-Gen Parallel File and Cloud Storage (20) James Coomer, DDN General Q&A (20) Tutorial C3/4: Insight CMU: Cluster Management Chairs: Sebastien Cabaniols, Clement Utility Poulain, HP Update on Benefits, Features and Future of CMU: Sébastien Cabaniols & A Detailed Assessment of Deployment, Live 3D Clément Poulain, HP Scalable Performance Visualization (TimeView), 10:30 – 12:30 Day to Day Administration, Accelerators (60) CMU PBS Professional Integration Update and Graham Russel, Altair Engineering Demo: Managing an HPC Application Environment (30) Optimize Workload Performance with Adaptive Bernhard Schott, Adaptive Computing Workload Optimization Pack (30) Tutorial D3/4: Processors and Development Chairs: Patrick Demichel & Gerald Platforms for Moonshot Kleyn, HP Calxeda – Roadmap and Technology Update (20) Karl Freund et al., Calxeda (ARM) 10:30 – 12:30 Revolutionizing HPC Servers – Combining Sanjay Bhal, TI (ARM/DSP) Moonshot with TI Keystone SoCs (20) A Detailed Atom Architecture Update (20) John Hengeveld, Intel Moonshot Server Architectures and Software Gerald Kleyn et al., HP Environments – A Detailed Assessment (60) 12:30 – 13:30 Lunch Saturday, June 15th – Tutorial and SIG Section cont. Accelerator SIG Session - Best Practices and Chair: Patrick Demichel, HP Customer Requirements for GPU-enabled Systems Achieving Outstanding Performance on NVIDIA Peter Messmer & Timothy Lanfear, K20 NVIDIA 13:30 – 14:30 Achieving Outstanding Performance on NVIDIA Ron Young, Multipath K20 Accelerators in HP Z820 workstations and SL270 servers Debugging accelerated code (NVIDIA Cuda): Does Patrick Wohlschlegel, Allinea it need to be complex? Coprocessor SIG Session - Best Practices and Chair: Thor Sewell, Intel Customer Requirements for Intel Phi Practice and Experience with Intel Phi Thor Sewell et al., Intel 14:30 – 15:30 Coprocessors Profiling accelerated code with Allinea MAP: Patrick Wohlschlegel, Allinea Learn how to quickly discover the bottlenecks without pain Visualization SIG Session Chairs: Patrick van Reeth, HP Optimizing the CAE
Details
-
File Typepdf
-
Upload Time-
-
Content LanguagesEnglish
-
Upload UserAnonymous/Not logged-in
-
File Pages5 Page
-
File Size-