查询82815E供应商 捷多邦，专业PCB打样工厂，24小时加急出货 R Intel® 815EM Chipset: 82815EM Graphics and Memory Controller Hub (GMCH2-M) Datasheet October 2000 Document Reference Number: 290689-001 Intel® 82815EM GMCH R Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel’s Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The Intel® 815EM chipset may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. I2C is a 2-wire communications bus/protocol developed by Philips. SMBus is a subset of the I2C bus/protocol and was developed by Intel. Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation. Alert on LAN is a result of the Intel-IBM Advanced Manageability Alliance and a trademark of IBM Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from: Intel Corporation www.intel.com or call 1-800-548-4725 *Third-party brands and names are the property of their respective owners. Copyright © Intel Corporation 2000 2 Datasheet Intel® 82815EM GMCH R Contents 1. Overview .................................................................................................................................... 12 ® 1.1. The Intel 815EM Chipset System ................................................................................ 13 ® 1.2. Intel 815EM Chipset GMCH2-M Overview .................................................................. 14 1.3. Host Interface ................................................................................................................ 15 1.4. System Memory Interface ............................................................................................. 16 1.5. Multiplexed AGP and Display Cache Interface.............................................................. 16 1.6. AGP Interface................................................................................................................ 16 1.6.1. Display Cache Interface .............................................................................. 17 1.7. Hub Interface................................................................................................................. 17 1.8. GMCH2-M Integrated Graphics (GFX) Support ............................................................ 17 â 1.8.1. Intel Dynamic Video Memory Technology (D.V.M.T.) ............................... 18 1.8.2. Display......................................................................................................... 18 1.8.3. Digital Video Out Port (DVO)....................................................................... 18 1.9. System Clocking............................................................................................................ 18 1.10. GMCH2-M Power Delivery ............................................................................................ 18 1.11. References .................................................................................................................... 18 2. Signal Description ...................................................................................................................... 19 2.1. Host Interface Signals ................................................................................................... 20 2.2. System Memory Interface Signals................................................................................. 22 2.3. AGP Interface Signals ................................................................................................... 22 2.3.1. AGP Addressing Signals ............................................................................. 23 2.3.2. AGP Flow Control Signals........................................................................... 24 2.3.3. AGP Status Signals..................................................................................... 24 2.3.4. AGP Clocking Signals - Strobes.................................................................. 25 2.3.5. AGP FRAME# Signals ................................................................................ 26 2.3.6. AGP C3 support Signals ............................................................................. 28 2.4. Display Cache Interface Signals.................................................................................... 29 2.5. Hub Interface Signals .................................................................................................... 30 2.6. Display Interface Signals ............................................................................................... 30 2.7. Digital Video Output Signals/TV-Out Pins ..................................................................... 31 2.8. Power Signals................................................................................................................ 32 2.9. Clock Signals................................................................................................................. 32 2.10. Miscellaneous Interface Signals.................................................................................... 33 2.11. GMCH2-M Power-Up/Reset Strap Options................................................................... 33 2.12. Multiplexed Display Cache and AGP Signal Mapping................................................... 34 3. PCI Configuration Registers....................................................................................................... 35 3.1. Register Nomenclature and Access Attributes.............................................................. 35 3.2. GMCH2-M Register Introduction ................................................................................... 36 3.3. I/O Mapped Registers ................................................................................................... 36 3.3.1. CONFIG_ADDRESSConfiguration Address Register ............................. 37 3.3.2. CONFIG_DATAConfiguration Data Register........................................... 38 3.4. PCI Bus Configuration Mechanism ............................................................................... 39 3.5. PCI Configuration Space Access .................................................................................. 39 Datasheet 3 Intel® 82815EM GMCH R 3.5.1. Logical PCI Bus #0 Configuration Mechanism ............................................40 3.5.2. Primary PCI (PCI0) and Downstream Configuration Mechanism................40 3.5.3. Internal Graphics Device (GFX) Configuration Mechanism.........................40 3.6. Host-Hub Interface Bridge/DRAM Controller Device Registers (Device #0) .................40 3.6.1. VID—Vendor Identification Register (Device 0)...........................................43 3.6.2. DID—Device Identification Register (Device 0) ...........................................43 3.6.3. PCICMD—PCI Command Register (Device 0) ...........................................44 3.6.4. PCISTS—PCI Status Register (Device 0) ...................................................45 3.6.5. RID—Revision Identification Register (Device 0) ........................................46 3.6.6. SUBC—Sub-Class Code Register (Device 0) .............................................46 3.6.7. BCC—Base Class Code Register (Device 0) ..............................................46 3.6.8. MLT—Master Latency Timer Register (Device 0) .......................................47 3.6.9. HDR—Header Type Register (Device 0).....................................................47 3.6.10. APBASE—Aperture Base Configuration Register (Device 0 - AGP MODE ONLY) .....................................................................................................................48 3.6.11. SVID—Subsystem Vendor Identification Register (Device 0) .....................49 3.6.12. SID—Subsystem Identification Register (Device 0) ....................................49 3.6.13. CAPPTR—Capabilities Pointer (Device 0) ..................................................50 3.6.14. GMCHCFG—GMCH2-M Configuration Register (Device 0) .......................50 3.6.15. APCONT—Aperture Control (Device 0) ......................................................52 3.6.16. DRP—DRAM Row Population Register (Device 0) .....................................53 3.6.17. DRAMT—DRAM Timing Register (Device