ISSN No: 2348-4845 International Journal & Magazine of Engineering, Technology, Management and Research A Monthly Peer Reviewed Open Access International e-Journal An Efficient SOC approach to Design CRT controller on CPLD’s Sudheer Kumar Marsakatla Prof. Chandrasekhar Narikadamalli M.tech Student, M.Tech, Ph.d,FIE, Department of ECE, Department of ECE, ACE Engineering College, Hyderabad. ACE Engineering College, Hyderabad. Abstract: The CRT section consists of an electron gun, vertical and horizontal deflection plates, and the coating that The design of CRT controller is studied, which is applied produce the visual colors. The CRT’s electron gun pro- in the Speech Interactive System based on ASIC.CRT duces a stream of electrons. These are accelerated to controller based on CPLD is presented. MCU flexible the front end of the tube and on the way focused into read and write to RAM with CPLD. Meanwhile, the sim- a narrow electron beam. The vertical and horizontal ulation is also given based on Maxplus. The simulating plates, mentioned earlier, deflect this narrow beam results prove that the design can reach the demand of of electrons to a particular orientation. This forms the real time exchanging, and has integrality, reliability and shape of the input signal. The display end of the tube good applications in the Speech Interactive System. has a coating which when struck by this electron beam emits a particular colour (usually green). This is the I.INTRODUCTION: trace, which appears on the display end of the tube. The main function is to form the address code of char- CRT-based VGA displays use amplitude-modulated mov- acter buffer and attribute memory, and generate hori- ing electron beams (or cathode rays) to display infor- zontal scanning, vertical scanning synchronization sig- mation on a phosphor-coated screen. LCD displays use nal to the video control logic. Due to the complexity an array of switches that can impose a voltage across of co-ordination with the microcontroller and memory a small amount of liquid crystal, thereby changing light RAM, its peripheral circuits is so large and lack of flex- permittivity through the crystal on a pixel-by-pixel ba- ibility. On the one hand, the design of CRT controller sis. Although the following description is limited to CRT based on CPLD, can improve the integration and reli- displays, LCD displays have evolved to use the same ability of the system; on the other hand, it can signifi- signal timings as CRT displays (so the “signals” discus- cantly enhance design flexibility, especially refresh the sion below pertains to both CRTs and LCDs). entire screen to less than one second in line with SCM and through control of the memory RAM read and COLOR CRT DISPLAY: write, which is the Motorola 6845 cannot be achieved and is an important innovation of this design. Color CRT displays use three electron beams (one for red, one for blue, and one for green) to energize CATHODE RAY TUBE: the phosphor that coats the inner side of the display end of a cathode ray tube (see illustration). Electron This is the part of the oscilloscope that displays the in- beams emanate from “electron guns” which are finely- put signal as a trace. By this stage, most of the work pointed heated cathodes placed in close proximity to has already been done by the vertical and horizontal a positively charged annular plate called a “grid”. The circuitry stages. The display circuitry is essentially the electrostatic force imposed by the grid pulls rays of en- Cathode Ray Tube (CRT) and the graticule, which is the ergized electrons from the cathodes, and those rays calibration marking. are fed by the current that flows into the cathodes. Volume No: 1(2014), Issue No: 12 (December) December 2014 www.ijmetmr.com Page 106 ISSN No: 2348-4845 ISSN No: 2348-4845 International Journal & Magazine of Engineering, International Journal & Magazine of Engineering, Technology, Management and Research Technology, Management and Research A Peer Reviewed Open Access International Journal A Monthly Peer Reviewed Open Access International e-Journal Much of the potential display time is therefore lost in •The controlling of the ADC; “blanking” periods when the beam is reset and stabi- lized to begin a new horizontal or vertical display pass. •Controlling the sampling rate. The size of the beams, the frequency at which the beam can be traced across the display, and the frequency at •Starting a sampling frame in response to a trigger sig- which the electron beam can be modulated determine nal. the display resolution. Figure 4: VGA controller •The transformation of input digital data from ADC, to a form that can be displayed on a VGA monitor; II.ANALOG TO DIGITAL CONVERTER: •The controlling of the VGA monitor. The ADC used is the 8bit Flash ADC0820, from National The configuring processor configures the CPLD at start Semiconductor. The timing diagrams of the ADC. I then up. This could be a configuring ROM, especially made figure.1: cathode ray tube wire up the ADC to see that it functions. First a brief for this function, or a simple microprocessor. Finally, Between the grid and the display surface, the beam description of how the ADC works. the interface electronics simply provides the appropri- passes through the neck of the CRT where two coils Figure 3: resolution of display ate signal levels for the VGA monitor control lines. The of wire produce orthogonal electromagnetic fields. Be- Starting from the left we have an adjustable attenua- Memory module of the CPLD system. cause cathode rays are composed of charged particles Video data typically comes from a video refresh memo- tor. This module scales the input signal, down or up, to the input sensitivity of the ADC. The user selects the (electrons), they can be deflected by these magnetic ry; with one or more bytes assigned to each pixel loca- General description of Memory module: fields. Current waveforms are passed through the coils tion (the Nexys3 uses three bits per pixel). scaling factor. This block should have high impedance to produce magnetic fields that interact with the cath- in order to minimize the loading of the circuit from which the input signal is being measured. Memory is a passive system, in that it is completely ode rays and cause them to transverse the display sur- The controller must index into video memory as the controlled by processes external to it. It is also a rel- face in a “raster” pattern, horizontally from left to right beams move across the display, and retrieve and apply This input impedance should also be compatible with atively simple module. Figure 8.1 shows a complete and vertically from top to bottom. As the cathode ray video data to the display at precisely the time the elec- breakdown of Memory. moves over the surface of the display, the current sent tron beam is moving across a given pixel. the electrical characteristics of standard scope probes. to the electron guns can be increased or decreased to Next we have the ADC. This module is responsible for change the brightness of the display at the cathode ray A VGA controller circuit must generate the HS and VS the conversion of the analogue input signal to its digi- impact point. timings signals and coordinate the delivery of video tal form, for further processing. data based on the pixel clock. The pixel clock defines the time available to display one pixel of information. The conversion rate should be as fast as possible as it Display surface: has a direct bearing on the bandwidth of the scope. A The VS signal defines the “refresh” frequency of the faster conversion rate implies a faster sampling time, display, or the frequency at which all information on and thus a higher range of frequencies that can be the display is redrawn. The minimum refresh frequen- measured. cy is a function of the display’s phosphor and electron The trigger controller is responsible for the selection of beam intensity, with practical refresh frequencies fall- Figure 5: design of memory module. ing in the 50Hz to 120Hz range. the triggering modes of the oscilloscope. The user sets the trigger mode and level. This should be designed The Displayer module of the CPLD system: The number of lines to be displayed at a given refresh with high impedance to minimize loading. frequency defines the horizontal “retrace” frequency. This module describes the functionality of the Display- For a 640-pixel by 480-row display using a 25MHz pixel III.CPLD CONTROLLER: er module. This module takes care of the visuals of the clock and 60 +/-1Hz refresh, the signal timings shown in oscilloscope. the table at right can be derived. The CPLD controller is the brain of the whole system. Figure 2: display surface Essentially it implements the 2-process architecture Timings for sync pulse width and front and back porch Description of VGA monitor: Information is only displayed when the beam is moving mentioned earlier. The software that describes this intervals (porch intervals are the pre- and post-sync in the “forward” direction (left to right and top to bot- controller will be described in detail in the later chap- pulse times during which information cannot be dis- The VGA monitor was explained earlier in more de- tom), and not during the time the beam is reset back to ters. For now it is enough to know that this module is played) are based on observations taken from actual tailed. It is now enough to say that it consists of a 480 the left or top edge of the display. responsible for: VGA displays.