Enabling Security Analyses of Embedded Systems Via Rehosting

Total Page:16

File Type:pdf, Size:1020Kb

Enabling Security Analyses of Embedded Systems Via Rehosting SoK: Enabling Security Analyses of Embedded Systems via Rehosting The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation Fasano, Andrew et al. "SoK: Enabling Security Analyses of Embedded Systems via Rehosting." Forthcoming in 16th ACM ASIA Conference on Computer and Communications Security (June 2021). As Published http://dx.doi.org/10.1145/3433210.3453093 Publisher Association for Computing Machinery (ACM) Version Final published version Citable link https://hdl.handle.net/1721.1/130505 Terms of Use Creative Commons Attribution 4.0 International license Detailed Terms https://creativecommons.org/licenses/by/4.0/ SoK: Enabling Security Analyses of Embedded Systems via Rehosting Andrew Fasano Tiemoko Ballo Marius Muench [email protected] [email protected] [email protected] MIT Lincoln Laboratory MIT Lincoln Laboratory Vrije Universiteit Amsterdam Northeastern University Lexington, Massachusetts, USA Amsterdam, Netherlands Boston, Massachusetts, USA Tim Leek Alexander Bulekov Brendan Dolan-Gavitt [email protected] [email protected] [email protected] MIT Lincoln Laboratory Boston University New York University Lexington, Massachusetts, USA Boston, Massachusetts, USA New York, New York, USA Manuel Egele Aurélien Francillon Long Lu [email protected] [email protected] [email protected] Boston University EURECOM Northeastern University Boston, Massachusetts, USA Biot, France Boston, Massachusetts, USA Nick Gregory Davide Balzarotti William Robertson [email protected] [email protected] [email protected] New York University EURECOM Northeastern University New York, New York, USA Biot, France Boston, Massachusetts, USA ABSTRACT CCS CONCEPTS Closely monitoring the behavior of a software system during its exe- • Software and its engineering ! Software reverse engineering; cution enables developers and analysts to observe, and ultimately un- Software post-development issues; Dynamic analysis;• Hardware derstand, how it works. This kind of dynamic analysis can be instru- ! Post-manufacture validation and debug; Simulation and emula- mental to reverse engineering, vulnerability discovery, exploit de- tion;• Computer systems organization ! Firmware; Embedded velopment, and debugging. While these analyses are typically well- software; Real-time systems. supported for homogeneous desktop platforms (e.g., x86 desktop PCs), they can rarely be applied in the heterogeneous world of em- KEYWORDS bedded systems. One approach to enable dynamic analyses of em- Dynamic program analysis; firmware security; emulation; embed- bedded systems is to move software stacks from physical systems ded systems; internet of things; virtualization; rehosting into virtual environments that sufficiently model hardware behavior. This process which we call “rehosting” poses a significant research ACM Reference Format: challenge with major implications for security analyses. Although Andrew Fasano, Tiemoko Ballo, Marius Muench, Tim Leek, Alexander Bulekov, Brendan Dolan-Gavitt, Manuel Egele, Aurélien Francillon, Long Lu, Nick rehosting has traditionally been an unscientific and ad-hoc endeavor Gregory, Davide Balzarotti, and William Robertson. 2021. SoK: Enabling undertaken by domain experts with varying time and resources at Security Analyses of Embedded Systems via Rehosting . In Proceedings of their disposal, researchers are beginning to address rehosting chal- the 2021 ACM Asia Conference on Computer and Communications Secu- lenges systematically and in earnest. In this paper, we establish that rity (ASIA CCS ’21), June 7–11, 2021, Hong Kong, Hong Kong. ACM, New emulation is insufficient to conduct large-scale dynamic analysis of York, NY, USA, 15 pages. https://doi.org/10.1145/3433210.3453093 real-world hardware systems and present rehosting as a firmware- centric alternative. Furthermore, we taxonomize preliminary rehost- 1 INTRODUCTION ing efforts, identify the fundamental components of the rehosting Whereas enterprise edge systems are typically maintained by IT pro- process, and propose directions for future research. fessionals, the rise of low-cost, consumer edge devices (“Internet of Things”) has led to an increasingly large number of Internet-accessible Permission to make digital or hard copies of part or all of this work for personal or machines which malicious actors can exploit. In 2016, the Mirai classroom use is granted without fee provided that copies are not made or distributed malware exploited insecure default credentials on many of these ma- for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. chines to create a botnet of approximately 600,000 devices [1]. But ForThis all work other is uses,licensed contact under the a owner/author(s).Creative Commons Attribution International 4.0 License. poor security posture is a problem emblematic of many embedded ASIAASIA CCSCCS ’21, June June 7 7–11,–11, 2021, 2021, Hong Hong Kong, Kong, Hong Hong Kong Kong. systems, not just consumer edge devices. Despite the frequent use ©© 20212021 Copyright held by the owner/author(s). ACMACM ISBNISBN 978 978-1-4503-8287-8/21/06.-1-4503-8287-8/21/06. of embedded systems for safety-critical, industrial applications, over https://doi.org/10.1145/3433210.3453093https://doi.org/10.1145/3433210.3453093 90% of embedded real-time operating systems fail to implement virtual memory, cryptographically secure pseudo-random number Embedded System generators, or basic exploit mitigations such as non-executable data System On Chip Motor GPIO_A Motor memory, ASLR, and stack canaries [82]. Across a broad spectrum CPU Core µArchitecture Ctrl GPIO_B of applications, embedded systems are typically less secure than Instruction Set general-purpose computers due to a combination of technical and GPIO_C Accelerometer Serial Function Code UART1 socio-economic factors. Embedded systems often contain numerous Port Application Code WiFi UART2 special-purpose peripherals leading to a larger attack surface than module UART3 their general-purpose counterparts. BroadPwn [3], an unauthenti- Kernel and Driver Code On-Chip Antenna cated Remote Code Execution exploit, attacks embedded systems Peripherals (mobile phones) through a device peripheral (WiFi chipsets). A com- I²C promised peripheral may be leveraged to compromise the full sys- SPI RTC tem if the peripheral is Direct Memory Access capable [75] or if Microwire ROM SRAM B it can be used to exploit a vulnerability in a device driver [73, 74]. ... u Temp. s Sensor But these kinds of cross-component vulnerabilities cannot be discov- e ered or replicated through analysis of a single application, since the s exploit chain may leverage behavior of—and data flows between— Flash EEPROM multiple hardware and software components of a system. Given a general lack of hardening and complex peripheral interac- Firmware Used peripherals tions, the ability to perform security analyses of embedded systems External Hardware Unused peripherals is critical to improving the security of these increasingly prevalent and network-connected devices. However, the vast majority of em- bedded systems security analyses performed today use only static Figure 1: An illustrative embedded system. analysis [11, 19, 22, 67, 85]. While this is a promising start, secu- rity assessments would be strengthened by the ability to conduct dynamic analysis of embedded systems [27]. 2 REHOSTING FOR WHOLE-SYSTEM Whole-system dynamic analysis can be achieved by decoupling a SECURITY ANALYSIS system’s firmware from its underlying hardware to move—or rehost— In contrast to a hardware emulation system which comprehensively the software into a virtual environment designed to run that firmware. reproduces the features of specific hardware in a virtual environ- However, this decoupling is no easy feat: firmware is written for a ment, a rehosted embedded system is designed around a specific specific System-on-Chip (SoC), compiled for a specific CPU,and firmware image and must only reproduce the necessary hardware reliant on a specific set of peripherals. Rehosting a system into avir- features that enable the firmware (or relevant components thereof) tual environment unlocks capabilities unavailable with physical sys- to run sufficiently in a virtual environment. We define these terms tems: inspectability, mutability, replicability, scalability, and dispos- as follows: ability. Such an environment can be leveraged to inspect execution of the rehosted system at arbitrary granularity and without the con- Definition 1. Virtual Environment (VE): A software environment straints of hardware-based solutions [41]. Similarly, the virtual sys- in which code can be executed transparently. tem’s state is fully mutable—CPU state or memory may be modified at any point in execution. Sources of non-determinism can be con- Definition 2. Hardware Emulation System (HES): A VE designed trolled in a virtual environment to ensure replicability of analysis re- to accurately recreate the features of one or more selected pieces of sults or behavior. As software, rehosted systems are scalable—they hardware. Commonly called an emulator. can be inexpensively cloned to conduct distributed analyses or to Definition 3. Rehosted Embedded System (RES): A combination share with collaborators. Finally, virtual systems can be created on of a firmware image and VE designed to sufficiently recreate the demand, and because they
Recommended publications
  • Imperas Tools Overview
    Imperas Tools Overview This document provides an overview of the OVP and Imperas tools environment. Imperas Software Limited Imperas Buildings, North Weston, Thame, Oxfordshire, OX9 2HA, UK [email protected] Author: Imperas Software Limited Version: 2.0.2 Filename: Imperas_Tools_Overview.doc Project: Imperas Tools Overview Last Saved: January 22, 2021 Keywords: Imperas Tools Overview © 2021 Imperas Software Limited www.OVPworld.org Page 1 of 20 Imperas Tools Overview Copyright Notice Copyright © 2021 Imperas Software Limited All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement. Right to Copy Documentation The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any. Destination Control Statement All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader’s responsibility to determine the applicable regulations and to comply with them. Disclaimer IMPERAS SOFTWARE LIMITED., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
    [Show full text]
  • Ibex Documentation Release 0.1.Dev50+G873e228.D20211001
    Ibex Documentation Release 0.1.dev50+g873e228.d20211001 lowRISC Oct 01, 2021 CONTENTS 1 Introduction to Ibex 3 1.1 Standards Compliance..........................................3 1.2 Synthesis Targets.............................................4 1.3 Licensing.................................................4 2 Ibex User Guide 5 2.1 System and Tool Requirements.....................................5 2.2 Getting Started with Ibex.........................................6 2.3 Core Integration.............................................6 2.4 Examples.................................................9 3 Ibex Reference Guide 11 3.1 Pipeline Details.............................................. 11 3.2 Instruction Cache............................................. 13 3.3 Instruction Fetch............................................. 17 3.4 Instruction Decode and Execute..................................... 19 3.5 Load-Store Unit............................................. 22 3.6 Register File............................................... 24 3.7 Control and Status Registers....................................... 27 3.8 Performance Counters.......................................... 36 3.9 Exceptions and Interrupts........................................ 38 3.10 Physical Memory Protection (PMP)................................... 41 3.11 Security Features............................................. 42 3.12 Debug Support.............................................. 43 3.13 Tracer................................................... 44 3.14 Verification...............................................
    [Show full text]
  • OVP Debugging Applications with Eclipse User Guide
    OVP Debugging Applications with Eclipse User Guide Imperas Software Limited Imperas Buildings, North Weston, Thame, Oxfordshire, OX9 2HA, UK [email protected] Author: Imperas Software Limited Version: 1.3 Filename: OVPsim_Debugging_Applications_with_Eclipse_User_Guide.doc Project: OVP Debugging Applications with Eclipse User Guide Last Saved: Monday, 13 January 2020 Keywords: © 2020 Imperas Software Limited www.OVPworld.org Page 1 of 39 OVP Debugging Applications with Eclipse User Guide Copyright Notice Copyright © 2020 Imperas Software Limited All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement. Right to Copy Documentation The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any. Destination Control Statement All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader’s responsibility to determine the applicable regulations and to comply with them. Disclaimer IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
    [Show full text]
  • Virtualized Hardware Environments for Supporting Digital I&C Verification
    VIRTUALIZED HARDWARE ENVIRONMENTS FOR SUPPORTING DIGITAL I&C VERIFICATION Frederick E. Derenthal IV, Carl R. Elks, Tim Bakker, Mohammadbagher Fotouhi Department of Electrical and Computer Engineering, Virginia Commonwealth University (VCU) 601 West Main Street, Richmond, Virginia 23681 [email protected]; [email protected]; [email protected]; [email protected] ABSTRACT The technology of virtualized hardware testing platforms within the nuclear context in order to provide a framework for evaluating virtualized hardware/software approaches is discussed. To understand the applicability of virtualized hardware approaches, we have developed a virtual hardware model of an actual smart sensor using the Imperas product OVPsim development environment, as is seen in [1]. An evaluation of the modeling effort required to create the digital I&C smart sensor is provided, followed by an analysis and findings on the various tools in the OVPsim environment for supporting testing, evidence collecting, and analysis. The analyzed tools include traditional input/output testing, model-based testing, mutation testing, and fault injection techniques. Finally, the goal of this research effort is to analyze virtual hardware platforms and present findings to the nuclear community on the efficacy and viability of this technology as a complementary means to actual hardware-in-the-loop testing Factory Acceptance Testing for Nuclear Power Plant (NPP) digital I&C systems. Key Words: Virtual Hardware, Virtual Modeling, Verification, Validation 1 INTRODUCTION Much of the instrumentation and control (I&C) equipment in operating U.S. NPPs is based on very mature, primarily analog technology that is steadily trending toward obsolescence. The use of digital I&C systems for plant upgrades, particularly in NPP safety systems, has been slow primarily due to the fact that uncertainties, such as (e.g.
    [Show full text]
  • OVP Guide to Using Processor Models
    OVP Guide to Using Processor Models Model specific information for RISC-V RVB64I Imperas Software Limited Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, U.K. [email protected] Author Imperas Software Limited Version 20210408.0 Filename OVP Model Specific Information riscv RVB64I.pdf Created 5 May 2021 Status OVP Standard Release Imperas OVP Fast Processor Model Documentation for RISC-V RVB64I Copyright Notice Copyright (c) 2021 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement. Right to Copy Documentation The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any. Destination Control Statement All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them. Disclaimer IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
    [Show full text]
  • Fast Virtual Prototyping for Embedded Computing Systems Design and Exploration Amir Charif, Gabriel Busnot, Rania Mameesh, Tanguy Sassolas, Nicolas Ventroux
    Fast Virtual Prototyping for Embedded Computing Systems Design and Exploration Amir Charif, Gabriel Busnot, Rania Mameesh, Tanguy Sassolas, Nicolas Ventroux To cite this version: Amir Charif, Gabriel Busnot, Rania Mameesh, Tanguy Sassolas, Nicolas Ventroux. Fast Virtual Pro- totyping for Embedded Computing Systems Design and Exploration. RAPIDO2019 - 11th Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools, Jan 2019, Valence, Spain. pp.1-8, 10.1145/3300189.3300192. hal-02023805 HAL Id: hal-02023805 https://hal.archives-ouvertes.fr/hal-02023805 Submitted on 18 Feb 2019 HAL is a multi-disciplinary open access L’archive ouverte pluridisciplinaire HAL, est archive for the deposit and dissemination of sci- destinée au dépôt et à la diffusion de documents entific research documents, whether they are pub- scientifiques de niveau recherche, publiés ou non, lished or not. The documents may come from émanant des établissements d’enseignement et de teaching and research institutions in France or recherche français ou étrangers, des laboratoires abroad, or from public or private research centers. publics ou privés. Fast Virtual Prototyping for Embedded Computing Systems Design and Exploration Amir Charif, Gabriel Busnot, Rania Mameesh, Tanguy Sassolas and Nicolas Ventroux Computing and Design Environment Laboratory CEA, LIST Gif-sur-Yvette CEDEX, France [email protected] ABSTRACT 2.0 standard [1], which, in addition to offering interoper- Virtual Prototyping has been widely adopted as a cost- ability and reusability of SystemC models, provides several effective solution for early hardware and software co-validation. abstraction levels to cope with varying needs in accuracy and However, as systems grow in complexity and scale, both the speed.
    [Show full text]
  • Imperas Platform User Guide
    Imperas Virtual Platform Documentation for ghs-multi Imperas Guide to using Virtual Platforms Platform / Module Specific Information for renesas.ovpworld.org / ghs-multi Imperas Software Limited Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, U.K. [email protected]. Author Imperas Software Limited Version 20210408.0 Filename Imperas_Platform_User_Guide_ghs-multi.pdf Created 05 May 2021 Status OVP Standard Release Copyright (c) 2021 Imperas Software Limited www.imperas.com OVP License. Release 20210408.0 Page 1 of 14 Imperas Virtual Platform Documentation for ghs-multi Copyright Notice Copyright 2021 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement. Right to Copy Documentation The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any. Destination Control Statement All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them.
    [Show full text]
  • QEMU As a Platform for PLC Virtualization an Analysis from a Cyber Security Perspective
    QEMU as a platform for PLC virtualization An analysis from a cyber security perspective HANNES HOLM, MATS PERSSON FOI Swedish Defence Research Agency Phone: +46 8 555 030 00 www.foi.se FOI-R--4576--SE SE-164 90 Stockholm Fax: +46 8 555 031 00 ISSN 1650-1942 April 2018 Hannes Holm, Mats Persson QEMU as a platform for PLC virtualization An analysis from a cyber security perspective Bild/Cover: Hannes Holm FOI-R--4576--SE Titel QEMU as a platform for PLC virtualization Title Virtualisering av PLC:er med QEMU Rapportnr/Report no FOI-R--4576--SE Månad/Month April Utgivningsår/Year 2018 Antal sidor/Pages 36 ISSN 1650-1942 Kund/Customer MSB Forskningsområde 4. Informationssäkerhet och kommunikation FoT-område Projektnr/Project no E72086 Godkänd av/Approved by Christian Jönsson Ansvarig avdelning Ledningssytem Detta verk är skyddat enligt lagen (1960:729) om upphovsrätt till litterära och konstnärliga verk, vilket bl.a. innebär att citering är tillåten i enlighet med vad som anges i 22 § i nämnd lag. För att använda verket på ett sätt som inte medges direkt av svensk lag krävs särskild överenskommelse. This work is protected by the Swedish Act on Copyright in Literary and Artistic Works (1960:729). Citation is permitted in accordance with article 22 in said act. Any form of use that goes beyond what is permitted by Swedish copyright law, requires the written permission of FOI. FOI-R--4576--SE Sammanfattning IT-säkerhetsutvärderingar är ofta svåra att genomföra inom operativa industriella informations- och styrsystem (ICS) då de medför risk för avbrott, vilket kan få mycket stor konsekvens om tjänsten som ett system realiserar är samhällskritisk.
    [Show full text]
  • OVP Guide to Using Processor Models
    OVP Guide to Using Processor Models Model specific information for RISC-V RV64G Imperas Software Limited Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, U.K. [email protected] Author Imperas Software Limited Version 20210408.0 Filename OVP Model Specific Information riscv RV64G.pdf Created 5 May 2021 Status OVP Standard Release Imperas OVP Fast Processor Model Documentation for RISC-V RV64G Copyright Notice Copyright (c) 2021 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement. Right to Copy Documentation The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any. Destination Control Statement All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them. Disclaimer IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
    [Show full text]
  • An OVP Simulator for the Evaluation of Cluster
    MPSoCSim extension: An OVP Simulator for the Evaluation of Cluster-based Multicore and Many-core architectures Maria Méndez Real, Vincent Migliore, Vianney Lapotre, Guy Gogniat, Philipp Wehner, Jens Rettkowski, Diana Göhringer To cite this version: Maria Méndez Real, Vincent Migliore, Vianney Lapotre, Guy Gogniat, Philipp Wehner, et al.. MP- SoCSim extension: An OVP Simulator for the Evaluation of Cluster-based Multicore and Many-core architectures. 4rd Workshop on Virtual Prototyping of Parallel and Embedded Systems (ViPES) as part of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), Jul 2016, Samos, Greece. hal-01347188 HAL Id: hal-01347188 https://hal.archives-ouvertes.fr/hal-01347188 Submitted on 26 Feb 2021 HAL is a multi-disciplinary open access L’archive ouverte pluridisciplinaire HAL, est archive for the deposit and dissemination of sci- destinée au dépôt et à la diffusion de documents entific research documents, whether they are pub- scientifiques de niveau recherche, publiés ou non, lished or not. The documents may come from émanant des établissements d’enseignement et de teaching and research institutions in France or recherche français ou étrangers, des laboratoires abroad, or from public or private research centers. publics ou privés. MPSoCSim extension: An OVP Simulator for the Evaluation of Cluster-based Multicore and Many-core architectures Maria Mendez´ Real, Vincent Migliore, Vianney Lapotre, Philipp Wehner, Jens Rettkowski, Diana Gohringer¨ Guy Gogniat Ruhr-University Bochum, Germany Univ. Bretagne-Sud, UMR 6285, Lab-STICC, fphilipp.wehner, jens.rettkowski, [email protected] F-56100 Lorient, France [email protected] Abstract—In this paper, an extension of the OVP based MPSoC MPSoCSim allows the modeling of heterogeneous MPSoCs simulator MPSoCSim is presented.
    [Show full text]
  • Imperas Installation and Getting Started Guide
    Imperas Installation and Getting Started Guide This document explains how to install and get started with the OVPsim simulator / models and the Imperas professional products under Linux and Windows. Imperas Software Limited Imperas Buildings, North Weston, Thame, Oxfordshire, OX9 2HA, UK [email protected] Author: Imperas Version: 2.3.10 Filename: Imperas_Installation_and_Getting_Started.doc Project: Imperas / Open Virtual Platforms Installation and Getting Started Last Saved: Tuesday, 26 January 2021 Keywords: Installation, Getting Started, Linux, Windows, Licensing © 2021 Imperas Software Limited www.imperas.com/www.OVPWorld.org Imperas Installation and Getting Started Guide Copyright Notice Copyright © 2021 Imperas Software Limited All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement. Right to Copy Documentation The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any. Destination Control Statement All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader’s responsibility to determine the applicable regulations and to comply with them.
    [Show full text]
  • Imperas Platform User Guide
    Imperas Virtual Platform Documentation for Zynq_PL_NoC_node Imperas Guide to using Virtual Platforms Platform / Module Specific Information for safepower.ovpworld.org / Zynq_PL_NoC_node Imperas Software Limited Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, U.K. [email protected]. Author Imperas Software Limited Version 20210408.0 Filename Imperas_Platform_User_Guide_Zynq_PL_NoC_node.pdf Created 05 May 2021 Status OVP Standard Release Copyright (c) 2021 Imperas Software Limited www.imperas.com OVP License. Release 20210408.0 Page 1 of 16 Imperas Virtual Platform Documentation for Zynq_PL_NoC_node Copyright Notice Copyright 2021 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement. Right to Copy Documentation The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any. Destination Control Statement All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them. Disclaimer IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
    [Show full text]