Research & Technology activities in on-board data processing domain ADCSS 2015 – Avionics Technology Trends Workshop ESA/ESTEC in Noordwijk, The Netherlands October 21st 2015

© Airbus Defence and Space © Airbus Defence and Space Space Transportation Space exploration Satellites systems Spacecraft on- in activities Technology & Research Various space systems October 21st, 2015, ESA/ESTEC, Noordwijk, The Netherlands The Noordwijk, ESA/ESTEC, 2015, 21st, October trend technology on avionics 2015 Workshop ADCSS ...... Launchers Flight Manned Orbit service vehicles exploration Surface manoeuvers Specific vehicles Cruise n Navigatio Telecommunications Science Earth

Observation

board data processing domain processing data board

(rovers)

Alphasat Pleiades Gaia International Bepi TransferComet Automated Vehicle(ATV)Galileo constellation EXOMARS Philae Ariane

Colombo Common technology solutions Common technology

67P/ 5

I 2 -

rover /25 XL Churyumov

communications Space

release

Station

at - Gerasimenko

Mercury

and

satellite ATV

- 2

Johannes

Kepler

©

ESA/Rosetta/MPS

©

ESA

© Airbus Defence and Space Outline on- in activities Technology & Research Introduction Space October 21st, 2015, ESA/ESTEC, Noordwijk, The Netherlands The Noordwijk, ESA/ESTEC, 2015, 21st, October trend technology on avionics 2015 Workshop ADCSS Airbus for targets research Main On Future technologies processing space art of the State board -board

needs and technology development strategy development andtechnology needs systems on- processing processing

board data processing domain processing data board technology trends

board board Defence technologies processing

and Space 3 /25

Satellite avionicsunder test State

© Airbus Defence and Space of the art processing technologies

© Airbus Defence and Space On State of the on- in activities Technology & Research October 21st, 2015, ESA/ESTEC, Noordwijk, The Netherlands The Noordwijk, ESA/ESTEC, 2015, 21st, October trend technology on avionics 2015 Workshop ADCSS ......

LEON 2 and LEON 3 LEON and LEON 2 ERC Mil

- Selected on almost all new Spacecraft newall on almost Selected on aChip Controller Spacecraft 80Mips 32bits, V8, Sparc Pleiades, 5, VegaAriane ATV, ISS, Missions: 20 Mips typically 32bits, V7, Sparc satellites 3000 telecom Eurostar 3 ATV, ISS, Missions: 3 Mips typically 16 bits, -STD Mil

Processors board – – – - 1750 recent implementation still use in on still implementation -1750 recent Std Space standard I/O’s: for 1553, SpaceWire, Can Bus Bus Can SpaceWire, 1553, for I/O’s: standard Space Reconfiguration, Modem TM/TC, as such functions Specialised Leon3 or 2 Leon - 32 - 1750 1750A standard architecture, implementations many architecture, standard -1750A TerraSar board data processing domain processing data board

art processingart technologies Galileo Gaia, Herschel, ,

Envisat

@ 25 MHz 25MHz @

@ 100 MHz (0,18nm) MHz 100 @ , Rosetta, LansSat

@ 25 MHz (0,5µm) MHz 25 @

5 /25

…

© Airbus Airbus ©

Defence and Space (LEON OSCAR Computer

- 3 processor) Vega On Vega - (ERC © Airbus Airbus © Eurostar 3000 Eurostar (3 © RUAG © -

1750 processor)

- 32 processor) Board Computer Defence Space and SCU Space

© Airbus Defence and Space ( ( components processing data Key State of the Art on- in activities Technology & Research ** * October 21st, 2015, ESA/ESTEC, Noordwijk, The Netherlands The Noordwijk, ESA/ESTEC, 2015, 21st, October trend technology on avionics 2015 Workshop ADCSS )

) Application Specific Integrated Circuits Integrated Specific Application ) ......

ASIC FPGA Field Memories Programmable Gate Array Gate -Programmable Rad- rad- developed in components Space components Rad tolerant components Rad hard components memorynon volatile FLASH or SDRAM with ECC’s grade components Commercial (EDAC or ReedSolomon) – – – – – – – (Commercial technology:14nm) such such STM nm65 after 2016 Aeroflex ATMEL 180nm from P/L) Telecom (e.g. reprogrammablethrough devices reached be cannot performance processing when functions Specialized processing,… GNSS FFT, Compression, control, memorydevices, I/O Chip, a on Spacecraft Controller products: Standard reprogrammable of future term short the in Use (anti RTAX ACTEL

( **

Hard libraries derived from commercial technologies technologies : commercial from derived libraries Hard ( * ) as RTG4 RTG4 as )

90 nm 90

board data processing domain processing data board from from

) once only programmable-fused technology:

MicroSemi

hard technologies:

devices (SRAM based based (SRAMdevices 6 /25

)

Image compression, cyphering and storage compression, and cyphering Image r Recorde State Solid Flash memory technology memoryFlash CORECI recorder CORECI © Airbus Airbus © © Airbus Airbus © Defence Defence and

Space

and Space © Airbus Defence and Space network data Payload bus control Spacecraft and actuators sensors manyto connections direct bus or Field Buses State of the on- in activities Technology & Research October 21st, 2015, ESA/ESTEC, Noordwijk, The Netherlands The Noordwijk, ESA/ESTEC, 2015, 21st, October trend technology on avionics 2015 Workshop ADCSS ► . . . . ► . . . ► . . SpaceWire topology networkor links Direct 1 Gbps to 10Mbps rate: data Typical throughput data for performance & reliability properties: Key andstorage processing data instruments For -Std Mil to 1 Mbps 0,1 rate: data Typical real reliability, Keyproperties: -systems sub functional on -board the between link data Main analogues RS422, bus, CAN computer on -board to directly or Terminals Remote local to Connections 10 to 100 Kbps bandwidth: Typical – On Board Computers, remote terminals, sensors and actuators and sensors terminals, remote Board Computers, On technologies Networks and -1553B board data processing domain processing data board

art

time & dependability dependability & -time

  ECSS

- MIL SpaceWire, European 7 /25 (European Cooperation for Space Space for Cooperation (European technology interoperability andharmonisation

STD -

1553

and CAN bus and CAN

) Standardisation

© Airbus Defence and Space Space systems on systems Space Main researchtargets processing technologytrends On-board technologydevelopment strategy and needs Future Philae landing on on the comet landing Philae

for Airbus Airbus for -board Defence processing technologies

and Space and

© Airbus Defence and Space Longer term Longer development In Future missions on- in activities Technology & Research October 21st, 2015, ESA/ESTEC, Noordwijk, The Netherlands The Noordwijk, ESA/ESTEC, 2015, 21st, October trend technology on avionics 2015 Workshop ADCSS ...... … plane Space launchers Reusable navigation based Vision systems robotic exploration Space Highly and flexible systems autonomous Multi services to Machine Machine ( constellations Large ORION Flight: Human 6 Ariane telecom generation Next -SG Metop program and exploration science Space – Bepi service payloads -service - Juice… Euclid, Solo, Colombo,

board data processing domain processing data board

) OneWeb

9 /25 © Airbus Defence and Space Future on- in activities Technology & Research October 21st, 2015, ESA/ESTEC, Noordwijk, The Netherlands The Noordwijk, ESA/ESTEC, 2015, 21st, October trend technology on avionics 2015 Workshop ADCSS Needs board data processing domain processing data board

 . . .  . . .  . . . .

Context Constraints Challenging requirements… board functions, autonomy and flexibility autonomy New functions, on-board Limited Budget for for Budget Limited aniche is Space components -grade of space choice Limited electronics and space ground gap between technology Increasing competitiveness and Cost radiations…) thermal, (mechanical, environment Harsh & volume mass power,Limited bandwidth limited space communications Ground requirements Rapidly growing performance data on-board processing Payloadwithmany instruments… technology withinstruments increasing data High throughput requirements availability withhigh Missions

business model) market (business 10/25 technology development

© Airbus Defence and Space Space technologySpace developmentstrategy on- in activities Technology & Research

October 21st, 2015, ESA/ESTEC, Noordwijk, The Netherlands The Noordwijk, ESA/ESTEC, 2015, 21st, October trend technology on avionics 2015 Workshop ADCSS competitiveness competitiveness . .

Technologydevelopments focuson Fillgap technology the Enable use of commercial electronics (COTS) domains and other Space, Aeronauticsbetween Synergies Space Aeronautics Synergies Space study) (ESA board data processing domain processing data board and

without rewithout

Non

dependancy - inventing 11/25

the wheel for space wheel the

Space Space

WHEEL

TAXI

© Airbus Defence and Space Space systems on systems Space Main researchtargets processing technologytrends On-board technologydevelopment strategy and needs Future

for Airbus Airbus for -board Defence processing technologies

and Space and

Space To: : ROSETTA: From the and

EARTH Selfie

( 67P

- Churyumov Comet

- Gerasimenko)

Chury

© Airbus Defence and Space Standardisation On on- in activities Technology & Research Networks HSSL Interoperability Ethernet October 21st, 2015, ESA/ESTEC, Noordwijk, The Netherlands The Noordwijk, ESA/ESTEC, 2015, 21st, October trend technology on avionics 2015 Workshop ADCSS Routing SwitchesSpaceWire Security Integrity SpW SpW SpaceFibre Flexibility Reliability SRIO

PerformanceMiniaturisation - - RT Interfaces SAFI D

SAVOIR -board processingtechnology trends

Determinism AOCS/GNC Architecture Availabilityprocessing Image

CCSDS Autonomy RMAP OSRA

1553 Robotics

OSRA

cPCI CFDP

AFDX Data buses

SW radio SW

- Safety CAN bus Building Blocks Gateways

serial P Low Power

TTE AVB

PUS

SOIS IPR

board data processing domain processing data board links Optical

Harmonization Signal processing

Sensor I/O's Obsolescence Networks Middleware

RTEMS PikeOS

Wireless UWB4Space Reprogrammable FPGA’s HiP

ECSS Platform Execution S I O S Return Geo MOSTSpW AOCS MO FDIR

N DSP FD

MISSION FMS - A M I MaSS

Contracts

- studies GPP - Investment

CBC

PnP SOI

COST

Business

IMA4Space

ASCOT

OBC Xtratum

DARE

m 8 n 2

BRAVE Cost Recurring - SPINASARM4Space m 0 n 8 1 AvionicX NGMP SA TSP

m 5n 6

OSRA ROI KARS T E C W

13/25 Model SMP

Rad

A AIR

m 0 n 9 MP

-

ITAR

s C I S d A r a h NRC

Regulations AADL PROXIMA

Formal methods SoCKeT

Export Control TASTE Process NDA’s

Framework Quad Core MulticoreDual Core

Co-engineering Codesign NGDSP Co Modelling Methodology ARM

Seamless designRTG4 flow Zynq

Autocoding -

Simulation

Virtex s e r o yC n a M

6727 DSP Quality

SystemC SoC’s

Tools HPDP

Testability Configuration Certification

SysML

Verification Integration Qualification P4080 S PowerPCPPC 750 Maxwell

NoC’s partan Mitigation techniques Validation

LEON Components COTS SEU Radiations

GR740

EGSE

GR720 Atom

Total Dose

SmartIO

(NGMP) SCoC MDPA

Debug

Observability

3

Latch-up

© Airbus Defence and Space ARM Processor ARM on- in activities Technology & Research processor ARM October 21st, 2015, ESA/ESTEC, Noordwijk, The Netherlands The Noordwijk, ESA/ESTEC, 2015, 21st, October trend technology on avionics 2015 Workshop ADCSS ......

Candidate for for Candidate isARM selected for onAriane 6 ASCOTproject (CNES) ARM4Space project (H2020) (CNES) project AvionicX Low Power consumption architecture Efficient processor generation anext for a basis be Could based on ARM Cortex on ARM based on achip controller Spacecraft generation of a next Definition use for space architecture ARM based -Tolerant Rad cases use and satellite on launcher Evaluation interfaces TTE with computer breadboard based ARM – – – New embedded processing NewGNSS) (e.g. processing embedded functions interfaces Speed High function as All current control spacecraft embedded board data processing domain processing data board OneWeb

constellation

- computer board

14/25 Mitigation techniques

Components COTS SEU

SCoC Radiations

Total Dose

COST

SoC’s

Latch-up

Routing Switches ARM HSSL Ethernet Breadboard with embedded ARM The The Cortex 5 Cortex AvionicX

ARM4Space

TTE ASCOT AvionicX

© Airbus Defence and Space Software on domain processing data on-board in activities Technology & Research Evaluationof Leon multicore on application usecase Software programming environmentto beadapted ! tricky is processor a multicore of programming Efficient check in dissipation thermal and power keeping while Multicore is a good way to go for increasedgeneral purpose processing performance October 21st, 2015, ESA/ESTEC, Noordwijk, The Netherlands The Noordwijk, ESA/ESTEC, 2015, 21st, October trend technology on avionics 2015 Workshop ADCSS ...... GAIA VPU algorithms on GR740 prototype boards and GR712 and boards prototype GR740 on VPU GAIA algorithms Well bysupported Agencies (ESA, CNES…) newInvestigating techniques for analysis schedulability programming for parallel libraries of runtime Development cores on several parallelisation software tools to optimize Methods, processors for multicore support and HypervisorsRTEMS Improving (really)is difficult toachieve really execution highlydeterministic real time, Hard level application and RTOS at both account into taken be to Needs Even in industrythe transition thetook quite mainstream some time! Almost devicesall nowinclude processingseveralcores COTS high performance for spaceLEON processors basedare available multicore – – – – – on runs fast as as application With @ 250MHz, a GR740 GAIA VPU cores processing all load effectively to abilityour by limited is Performance straightforward was application the of Parallelization Core (quad GR740 core (dual processor) availableGR712

Max w ell SCS750 with much better power efficiency (1/3) (1/3) efficiency better powermuch with SCS750 ell ) SoC Ra Multicore processors

d - har d EM EM

prototypes availableprototypes

) ) in Q1/2016

15/25

record starttime Start TDIcycle /

Start tasks Parallelization scheme of the GAIA VPU VPU GAIA the of scheme Parallelization

Record taskstart Record taskstart Record taskstart Record taskstart LEON Low Power NGMP time time time time

MulticoreQuad Core Task 13 Task 3 Task 2 Task 1

m 5 n 6

Miniaturisation RTEMS Record task Record task Record task Record task

Evaluation Board( endtime endtime endtime endtime SMP

Quad processing Image

application application ASICs Rad -

Core LEON4 Wait fortasks Autonomy completion PROXIMA execution

- d r a h T E C W

Cobham

record end time End TDI cycle / End TDIcycle

) Performance © Airbus Defence and Space IMA and Software on- in activities Technology & Research Hypervisors partitioningtime for space an October 21st, 2015, ESA/ESTEC, Noordwijk, The Netherlands The Noordwijk, ESA/ESTEC, 2015, 21st, October trend technology on avionics 2015 Workshop ADCSS ......

IMA Kernel Qualification Kernel IMA Project OBC (ESA) Space for IMA Project and hypervisor technologies and hypervisor cases use several with feasibility evaluated space for concept partitioning the defined for Xtratum, PikeOS,… in planned 2016 Space qualification targets: to hypervisors of Adaptation requirements qualification and functions Hypervisor of Specification bed test OMAC4S the of Development architecture reference SAVOIR for Baseline • • RTEMS and other operating systems operating other and RTEMS NGMP…) (ARM,Multicore - board data processing domain processing data board SA (DLR)

Partitioning

16/25

OBC TSP PikeOS Middleware SAVOIROSRA - SA Xtratum

IMA4Space

Architecture

Platform Execution Separation Kernel

IMA4 Space Study(with ESA) OMAC4S Test OMAC4S AIR

Configuration

- DLR) (with Bed

NetworksFlexibility

ToolsFramework Validation Certification KARS

© Airbus Defence and Space On on- in activities Technology & Research Interface & Standardisation Sensor Networks CommunicationSatellite Network Data October 21st, 2015, ESA/ESTEC, Noordwijk, The Netherlands The Noordwijk, ESA/ESTEC, 2015, 21st, October trend technology on avionics 2015 Workshop ADCSS Switched Ethernet with different protocols/ different with Ethernet Switched SpaceWire of Evolution issues Certification and Network equipment (EGSE) Test Ground with interface Simplify interface network standard Common ...... Reduces Commandlaunchersand telemetry controlon payloadPlatform andsatellites on Wireless Many simple terminals (e.g. thermistors) on spacecraft: lots of Arianeand Orion/MPCV 6 selected TT components SynergyaeronauticswithincludedseveralCOTS andEthernetI/F in AFDX(Mission project), proof… Engineering security functions..) Embedded – – -board M Digital sensor networks many terminal, (low complexity sensors, low bandwidth…) ain Configuration, Verification, Qualification, Security Qualification, Verification, Configuration,

issues

costs to to costs supportfunctions (Networkmanagement,debug, FDIR,

support tools: modeling simulation, networkanalysis, formal are withare for adapt products for

board data processing domain processing data board

EMC and power autonomy, with not and power data EMC communications

Time

with SpaceFibre with - Triggered Ethernet

a given - Ethernet

mission

, Standard Ethernet QoS

handling & protocols wires 17/25

Cold Redundancy Hot Redundancy Standardisation Interoperability Interfaces Instrument SOIS Instrument Instrument Instrument Instrument Instrument Instrument Instrument Instrument Instrument TTE orAFDX TTE orAFDX

SAVOIROSRA Payload OSRA 10 9 8 7 6 5 4 3 2 1 TTR SADE DST APME PCM PM

- : M : Legend Processor Module : Deep SpaceTransponder : : Power converters Module : P Solar ArrayDriveElectronics TM Antenna PointingMechanism Electronics HSSL

, TC DC DC , PCM A PM Aboard TTRM A board RM andMMModule / / DC A DC A I/O's B Network Communication Data Satellite B A A A A memory A OBC Controller SSMM

TTRM Bboard DC PM Bboard / PCM B DC TTE Networks DC B Ethernet

ArchitectureData buses / Harmonization memory B Controller DC B B B

Routing Switches Routing // PCDU

2 APME Unit // ECSS 2

SADE SpaceFibre // 2 Receive A Trans A control Doors

Communication Unit Flexibility

DST SpaceWire AFDX

- 1 S I O S MISSION A A // // 4 // 4 4 Receive B Trans B

3 STR IMU A / 4 wheel Unit RIU STR IMU B Reaction hot redundancy TMTC B Configuration TMTC A 1 2

DST studies FDIR

AOCS N - 2 -

MaSS Thermistors // Thermistors // // Thermistors x Thermistors 8 8 Thermistors Thrusters Thrusters Thrusters Sun Sensor Sun Sensor

Thrusters

Performance © Airbus Defence and Space High Performance COTS Based Computer (ESA) Computer Based COTS Performance High Architecture BasedCOTS Computing on- in activities Technology & Research October 21st, 2015, ESA/ESTEC, Noordwijk, The Netherlands The Noordwijk, ESA/ESTEC, 2015, 21st, October trend technology on avionics 2015 Workshop ADCSS Benefits ...... Concept  Architecture Scalable  Batch SmartIO  of slaves are PM’s  SRIO, SmartIO FPGA or µP Module Processing based (PM): COTSSeveral and The memory COTS mitigation. fault the implements world. hard It rad the and world COTSbetween the Rad hard SmartIO component charge in is the of interface 

adaptable to mission requirements mission to adaptable performance campaign radiation reduced independence processor flexibility, versatility replays it replays it SmartIO SmartIO signature with checks results and processing PCIe_serial components are managed bymanaged are components mechanisms includes includes / PM is link

buffers instrument data data instrument buffers in case of of case in

board data processing domain processing data board HW+SW to manage to HW+SW , the SmartIO SmartIO the Gbit_Ethernet a standard standard a HSSL such SpW, as

error

: simplicityof the fault model … SmartIO SmartIO in a a in

fault fault fast local memory local fast mitigation shared shared SpFi 18/25

, ,

PerformanceLow Power OBC

Miniaturisation Flexibility Robotics processing Image Obsolescence Memory SW radio SW High Performance COTS Based Processor board board Processor Based COTS Performance High developed with TI DSP C6727 DSP C6727 (ESA TI study)with developed -

SA

To Massmemory Autonomy From instrument

Signal processingComponents COTS PowerPC Rad-Hard SmartIO P4080 SPINASVirtex RTG4 DSP 6727

Mitigation techniques

HiP

Atom

Processor Processor Processor Radiations SmartIO - Module Module Module Total Dose COTS SEULatch CBC

- up

Qualification © Airbus Defence and Space and HW functions developmentfunctions HW and CoDesign HW/SW on- in activities Technology & Research October 21st, 2015, ESA/ESTEC, Noordwijk, The Netherlands The Noordwijk, ESA/ESTEC, 2015, 21st, October trend technology on avionics 2015 Workshop ADCSS ...... Coherent development and Coherentof HW development SW Co- C) (System techniques Modelling Projet IRT projects P, (Socket, Seamless design flow design Seamless Trans Zynq as such platforms Very efficient on hybrid execution Autocoding simulation HW/SW simulation - domain Process for parallel S/W codesign board data processing domain processing data board collaboration

)

19/25 Codesign Seamless designflow Robotics Miniaturisation Framework ToolsImage processing Methodology SoCKeT

Autonomy

Process Co

-

P SystemC Simulation erformance Flexibility

Reprogrammable FPGA’s

Autocoding Testability RTG4 Modelling

CoZynq -engineering Validation Signal processing

Debug S partan

Virtex S W r a d i o Configuration © Airbus Defence and Space Space systems on systems Space Main research processing technologytrends On-board technologydevelopment strategy and needs Future Comet Comet 67P

- Churyumov - Gerasimenko targets for Airbus Airbus targets for

-board Defence processing technologies

and Space and

© Airbus Defence and Space targets research Main on- in activities Technology & Research October 21st, 2015, ESA/ESTEC, Noordwijk, The Netherlands The Noordwijk, ESA/ESTEC, 2015, 21st, October trend technology on avionics 2015 Workshop ADCSS Execution Execution Next Generation Next Platform On board data processing domain processing data board - Board Platform

21/25 Payload High Performance High Payload processing

© Airbus Defence and Space Next on- in activities Technology & Research Satellite Data Communication Network (SDCN) Network Communication Data Satellite computer central for platform execution software partitioning Secured Multi October 21st, 2015, ESA/ESTEC, Noordwijk, The Netherlands The Noordwijk, ESA/ESTEC, 2015, 21st, October trend technology on avionics 2015 Workshop ADCSS Future SDCN technology SDCN Future platform execution to API common with standards Communication On Hypervisor,operating system, Software onmulticore issues technology) (enabling Time Space and Partitioning GR740 (NGMP4- ARM Multicore ...... - - Board Software framework Software Board based on reusable lines product Several R&T in progress R&T Several in preparation Qualification Kernel Separation Ethernet 4 Space 4 Ethernet « project Mission FP7 New interfaces supporting supporting interfaces New softwar party third of integration + application oded AOCS - (SpaceWire SpaceWire with centralisation control and command platform on studies ESA lines product equipment satellites current with comply to (1553/SpW/Can) interfaces Legacy Real hypervisor, with platform Execution Auto FMS, standards CFDP…) (PUS, and operational Software Handling Data core processors and COTS processors processors COTS andcore processors – – – T Ethernet: for map road ESA Ariane 6 decision on TTE technology onTTE 6decision Ariane Ethernet based solution for spacecraft is supported by Airbus R&T with CNES/DLR/ESA studies in pipe the studies CNES/DLR/ESA with R&T by supported Airbus is for spacecraft Ethernet based solution - TE protocol targeting launchers and manned flight, including ECSS standardisation and Devices characterisation for the physi the for characterisation Devices and standardisation ECSS including flight, andmanned launchers targeting protocol TE c

Generation executionplatform

cores Leon) in the short term short the in cores Leon) board data processing domain processing data board A » Space for FDX

- data higher

 rate rate technologies toward COTS convergence cost with and lower

- av T ime Operating System and standard I/O’s handling I/O’s standard and System Operating ime ailable reusable building blocks building reusable ailable

e etc 22/25

…

D , SpaceWire based AOCS, N-Mass…) AOCS, based SpaceWire , GR 740 (NGMP)

(e.g. Ethernet) (e.g. cal

layer Space Space Space Space ARM IMA 4 4 ® Ethernet Space ? Space 4 © Airbus Defence and Space High Performance Performance High on- in activities Technology & Research October 21st, 2015, ESA/ESTEC, Noordwijk, The Netherlands The Noordwijk, ESA/ESTEC, 2015, 21st, October trend technology on avionics 2015 Workshop ADCSS ( COTS e.g. components programmable -hard Rad (FFTC) (MCITHI), FFT compression image g. e. ASIC’s Custom e.g. Maxwell SCS750 on GAIA VPU) GAIA on SCS750 Maxwelle.g. NGMP andBRAVE Space gradekeycomponents ► ► ► ► ► ► ► ► Adaptedtailored and mission to requirements computing based COTS FPGAs RTAX2000, RTG4, RTG4, RTAX2000, FPGAs Need genericfor processing flexible Outdated Outdated High non- High applications specific to Limited performance High High RC and US dependant technology dependant US RC and High performance Medium cost recurring High performance Medium based processors recurring silicon technology silicon State of the art

at lower costs lower at board data processing domain processing data board

cost LEON processors, 21020 processors, LEON

architectures

Payload

Availability

Processing DSP Performance

Reliability

23/25

Fault Tolerant Architecture Tolerant and Fault reliability for high Instrument Instrument DDR High COTS Instrument PM - PerformancePayloadbased COTS link availability Network Network Switch Matrix COTS SDCN SDCN PM RTC FUTURE Processing HS link COTS applications PM Partition System Core RTC ICPU

MMU MMU Core Instrument A

Partition Software Kernel

Core Instrument B Partition Core © Airbus Defence and Space for Airbus Defence Airbus for Summary on- in activities Technology & Research High Performance PayloadPerformance High processing Platform data October 21st, 2015, ESA/ESTEC, Noordwijk, The Netherlands The Noordwijk, ESA/ESTEC, 2015, 21st, October trend technology on avionics 2015 Workshop ADCSS ...... missions/instrument when(GR740/NGMP) Leon Multicore High Performance Space Grade reconfigurable FPGA wi Communication Network Data Satellite rate data High st interfaces through interoperability Equipment Mul on Platform Execution Software Partitioned Secured performanceHigher Computers Board cost lowerat On a C ( R – – – – Sma nd O andardisation ad t h h and Ar Software engineering maturity, tools, methodology multicore for Hypervisor/SeparationKernel(s) (Xtratum,PikeOS,…) based (ARM)COTS Multicore TS More ticore ticore ARM and Leon

i re Switched Ethernet Switched at rtI

co i ba on O nf m ) se

m i gu Leon (G d COTS @L i t - - ig hi ra at targets Main research gh bl board data processing domain processing data board i e FP on

pe R740/NGMP)

te rfo GAs ch rma ni

qu nc ess COST es and Space e

co f or m C Processing pu O relevant for specific relevant for t TS er s B i nc as l ed ud

i Co ng µP m

24/25 pu (BRAVE)

t er s Centralisation Functional Standardisation Interfaces Synergy Space FPGA’s Reconfigurable Non Computers COTS COTS -dependancy

Aeronautics Based

© Airbus Defence and Space October 21st, 2015, ESA/ESTEC, Noordwijk, The Netherlands The Noordwijk, ESA/ESTEC, 2015, 21st, October trend technology on avionics 2015 Workshop ADCSS

for attention your you Thank Questions ? Questions 25/20