Q2 2011 www.altera.com
Quarterly Spotlight Bring the MIPS Ecosystem to Your FPGA You can now use the first MIPS®-compatible soft processor in your next FPGA design. The MP32 processor brings with it the expansive MIPS ecosystem of software and tools, and enables Wind River's VxWorks operating system to run on Altera® FPGAs. Download and evaluate the MP32 core today!
Embedded Software & Tools
Video: 5 Reasons to Use a Soft-Core MIPS Processor in Your Next Custom Design Watch this 10-minute video to learn the five reasons you should use the MP32 processor in your next embedded design. Watch MP32 in action now.
Get Started with MP32 Today! Want to begin embedded development for MP32? Altera has partnered with industry-leading vendors to provide software development tools, operating systems support, and design services to help you get started. Find out more about Altera's Embedded Alliance for MP32 today.
Have You Tried the Qsys System Integration Tool? Qsys is a powerful system integration tool which saves you time by automatically generating interconnect logic to connect intellectual property (IP) functions and subsystems. You can benefit from this "next-generation SOPC Builder" because of its higher performance, improved design reuse features, and faster verification. Learn more about this tool now.
Download Quartus II Software v11.0 with Qsys Quartus® II software v11.0 includes Qsys, the next-generation system integration tool. Download Quartus II software v11.0 Subscription Edition or Web Edition and start designing with Qsys today.
Literature & Technical Resources
Webcast: 5 Reasons to Switch from SOPC Builder to Qsys Get more performance with Qsys. Learn about the advantages of Qsys compared to SOPC Builder and how to migrate your SOPC Builder designs to Qsys. Watch the webcast today!
White Paper: Applying the Benefits of NoC Architecture to FPGA System Design Altera's FPGA system design flow allows you to reap the benefits of network-on-a-chip (NoC) architectures. Read the white paper to find out more about the FPGA-optimized NoC implementation provided by Qsys.
Online Demos, Webcasts, and Tutorial: Qsys System Integration Tool Get started on Qsys quickly with these online demos, webcasts, and a tutorial.
Online demo: Increase Interconnect Performance with Qsys Online demo: Designing a Hierarchical System with Qsys Online demo: Move Your Design from SOPC Builder to Qsys Online demo: Start Design Simulation Faster with Qsys Online demo: Cut On-Chip Debug Cycles Using Qsys Webcast: Conquer FPGA Design Complexity with System-Level Integration Webcast: Easily Create PCIe®-Based Designs for FPGA Tutorial: Learn how to design a memory test system using Qsys
New Design Example: Create Nios II Multiprocessor Systems with Qsys This design example shows you how to build a hierarchical system with six Nios® II processors using Qsys. See how this design example solves the classic "dining philosophers problem". Download the design files today.
Training: Learn to Use the Qsys System Integration Tool Sharpen your competitive edge by attending our latest embedded instructor-led training. Sign up for 3 new Qsys-related embedded courses: "System Integration with Qsys", "Designing with the Nios II Processor and Qsys", and "Developing Software for the Nios II Processor".
To ensure that you receive future issues of the Embedded eNewsletter, please add [email protected] to your address book.
As a subscriber to the Embedded eNewsletter, you will receive a quarterly email newsletter. To unsubscribe from this newsletter please visit our Email Subscription Center. Subscribe to other Altera email communications and follow Altera on:
Product Announcements & Updates Inside Edge eNewsletter DSP eNewsletter
Webcast & Video eNewsletter
Copyright © 1995-2011 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATIX are Reg. U.S. Pat. & Tm. Off. and Altera marks in and outside the U.S.