DOCSLIB.ORG

ARM Processors

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
ARM Processors Computer Architecture 10 ARM Processors Made wi th OpenOffi ce.org 1 ARM ARMARM –– AdvancedAdvanced RISCRISC MachinesMachines Ltd.Ltd. (Cambridge,(Cambridge, England)England) earlier Acorn RISC Machine (1983) founded 1990 (Acorn, Apple, VLSI) Made wi th OpenOffi ce.org 2 History DevelopmentDevelopment ofof MOSMOS 65026502 microprocessormicroprocessor MOS Technology Company (Commodore Semiconductor Group) Roger Wilson & Steve Furber MOS6502MOS6502 –– 8-bit8-bit processor:processor: 3 x 8-bit registers 1MHz clock No dedicated IO commands 8-bit stack Made wi th OpenOffi ce.org 3 Early Versions (Acorn) ARM1ARM1 –– 19851985 ARM2ARM2 –– 1986-871986-87 32-bit data bus 26-bit address bus 16 x 32-bit registers only 30.000 transistors Low power consump. & better performance than 80286 1987: Archimedes Computer ● World’s first commercial RISC microcomputer ● Acorn Computer Group ● Intended for schools & educational use Made wi th OpenOffi ce.org 4 First Successes ARM3ARM3 –– 19891989 Cache 4kB – great performance boost ARM6ARM6 –– 1990-911990-91 Apple: ARM6 (version ARM610) Used in Apple Newton palmtop (PDA) 35.000 transistors Made wi th OpenOffi ce.org 5 ARM I Line 1995:1995: ARMARM cooperatescooperates withwith DECDEC (Digital(Digital EquipmentEquipment Corporation)Corporation) StrongARM ● Not fully compatible with ARM line, but greater performance ● Applications in PDA & terminals ● SA-100, SA-110 i SA-1110 1997:1997: ARMARM sectionsection ofof DECDEC isis soldsold toto IntelIntel Xscale (2000) successor of SA-1110 Replacement of Intel RISC i860 & i960 arch. Made wi th OpenOffi ce.org 6 ARM II Line 19931993 –– ARM7ARM7 24-150 mW/MHz - 0.8-1.0 MIPS/MHz first 19951995 -- ARM9ARM9 ARM9 – Harvard Architecture (at cache level) 19981998 -- ARM10ARM10 20012001 –– ARM11ARM11 20052005 –– CortexCortex Made wi th OpenOffi ce.org 7 ARM Ltd. Today HoldsHolds && sellssells licenselicense ofof ARMARM corecore ARM Ltd. has no silicon manufacture facilities and does not produce any microprocessor itself DesignDesign ofof ARMARM developmentdevelopment toolstools Software tools, Prototype boards Solutions to bus & peripherals architectures Made wi th OpenOffi ce.org 8 Intellectual Property (IP) ARMARM licenseslicenses hard views ● For OEMs ● DSM (Design For Manufacture) ● RTL/GDSII description soft views: ● Gate level netlists ● Ready for synthesis Made wi th OpenOffi ce.org 9 ARM - Basic Features RISCRISC Architecture:Architecture: Simple & fast commands Few & simple addressing modes Reduction of memory accesses – increase of internal registers number (general purpose) Simplified datapath control – pipelining and further superscalar processing Microprocessor without Interlocked Piped Stages (MIPS) Made wi th OpenOffi ce.org 10 ARM - Basic Features 32-bit32-bit architecture,architecture, possiblepossible operationsoperations on:on: ● Byte - 8 bits, Halfword - 16 bits, Word - 32 bits MostMost ARMARM processorsprocessors cancan executeexecute twotwo commandscommands sets:sets: 32-bit ARM Instruction Set 16-bit Thumb Instruction Set JazelleJazelle –– ARMARM corescores withwith supportsupport forfor directdirect JavaJava bytecodebytecode executionexecution Jazelle Java Machine ● 140 Java-instructions are executed directly in hardware, rest 94 by emulating with multiple ARM instructions Made wi th OpenOffi ce.org 11 ARM - Basic Features DedicatedDedicated forfor portableportable devicesdevices Low power consumption (MIPS/Watt ratio) CoreCore Extensions:Extensions: Thumb,Thumb, DSP,DSP, Jazelle,Jazelle, etc.etc. I/O:I/O: IP-blocksIP-blocks UART GPIO MMU and lots of others Made wi th OpenOffi ce.org 12 ARM Terminology NamingNaming chaoschaos ?? CoreCore versionversion vsvs CoreCore architecturearchitecture CoreCore andand peripheralsperipherals CompanyCompany namingnaming preferencespreferences Made wi th OpenOffi ce.org 13 Core Versions ARMv1ARMv1 ARMv2ARMv2 ARMv3ARMv3 ARMv4ARMv4 –– SA-110,SA-110, SA-1110,SA-1110, ARM7xx,ARM7xx, ARM9xxARM9xx ARMv5ARMv5 –– ARM9xxE,ARM9xxE, ARM10xx,ARM10xx, XscaleXscale ARMv6ARMv6 –– ARM11xxARM11xx ARMv7ARMv7 –– CortexCortex Made wi th OpenOffi ce.org 14 Core Architectures T - Thumb instruction set D - Debug-interface (JTAG/ICEBreaker) M - Multiplier (hardware) E – DSP support I - Interrupt (fast interrupts) J – Jazelle Example:Example: ARM7xxTDMIARM7xxTDMI Made wi th OpenOffi ce.org 15 Command Set Evolution Improved Jazelle Halfword 4 ARM/Thumb 5TE signed Interworking 5TEJ 1 (Java bytecode halfword / execution) byte System SA-110 Saturated math ops. ARM9EJ-S ARM926EJ-S 2 mode DSP multiply SA-1110 -accumulate ARM7EJ-S ARM1026EJ-S 3 ARM1020E SIMD Instructions Thumb 6 instruction 4T Multi-processing set XScale Early ARMs V6 Memory architecture (VMSA) ARM7TDMI ARM9TDMI ARM9E-S Support for ARM720T ARM940T ARM966E-S misaligned data ARM1136EJ-S Made wi th OpenOffi ce.org 16 Core Specific Features ● v3: 32-bit addressing & architecture variants: – T – Thumb state: 16-bit instructions set execution – M – long multiply support (32 x 32 => 64 or 32 x 32 + 64 => 64) (standard feature in all following architecture generations) ● V4 new functions: halfword load & store ● V5 advanced cooperation between ARM & Thumb, CLZ instructions (count leading-zeros) and new architecture variants: – E – enhanced DSP – saturated math (in contrast to modulo arithmetics) & 16-bit multiplications – J – support for Java bytecode executions ● V6 – multiprocessing, advanced memory management, multimedia instructions, enhanced exceptions and interrupts Made wi th OpenOffi ce.org 17 ARMv6 – Performance Enhanced media-processing ● 2x faster MPEG4 coding/decoding ● 2x faster audio DSP processing Advanced cache architecture ● Physically addressable cache ● Improvements of cache flush/refill modes ● Faster context switching Advanced exceptions and interrupts handling: ● Significant speed improvement for real-time apps. Support for processing of misaligned and mixed- endian data formats ● Simpler data sharing ● Efficient memory usage ● Easier porting of applications Made wi th OpenOffi ce.org 18 Examples Made wi th OpenOffi ce.org 19 Cortex Family (v7) ARMARM Cortex-ACortex-A SeriesSeries –– forfor biggerbigger OS’esOS’es andand applications,applications, suportsuport ARMARM && Thumb-2Thumb-2 instructioninstruction setssets ARMARM Cortex-RCortex-R SeriesSeries –– forfor real-time,real-time, embeddedembedded applications,applications, suportsuport ARMARM && Thumb-2Thumb-2 instructioninstruction setssets ARMARM Cortex-MCortex-M SeriesSeries –– forfor simple,simple, „deep„deep embeddeed”embeddeed” cost-optimisedcost-optimised applications.applications. suportsuport onlyonly Thumb-2Thumb-2 instructioninstruction setssets Made wi th OpenOffi ce.org 20 V5-V6-V7 Comparison Made wi th OpenOffi ce.org 21 Thumb-2 Technology Made wi th OpenOffi ce.org 22 E – DSP Enhancements Single-cycleSingle-cycle 16x1616x16 ii 32x1632x16 MACMAC unitsunits CLZCLZ (count(count leadingleading zeros)zeros) support for number normalization, multiplication speedup AdaptiveAdaptive MultiMulti RateRate (AMR)(AMR) for GSM, UMTS, WCDMA): Made wi th OpenOffi ce.org 23 E – DSP Enhancements Made wi th OpenOffi ce.org 24 NEON - Advanced SIMD Embedded SIMD processing ● Fixed and floating-point (single prec.) arithmetics 8-, 16-, 32- & 64-bit data types ● (un)signed; float32; poly{8,16} Parallel DSP operations ● fast fingerprint recognition ● real-time hand-writing recognition ● real-time FFT, MPEG4 code/decode Registers shared with VFP units ● Used as registers 32 x 64-bit lub 16 x 128-bit Great performance improvement compared to ARMv6 SIMD instructions Made wi th OpenOffi ce.org 25 VFPv3 – Vector Floating Point BasedBased onon VFPv2VFPv2 FP registers: 32 (from previous 16) Type conversion instructions: Fixed to Float ● Integer: 16- or 32-bit ● Signed & Unsigned conversions ● FP: single or double Instructions with floatint-point constants PossiblePossible operationoperation withoutwithout exceptionexception callingcalling forfor time-criticaltime-critical applicationsapplications Made wi th OpenOffi ce.org 26 ARM7 and ARM9 Pipelines ARM7TDMIARM7TDMI corecore andand ARM7TDMI-SARM7TDMI-S ARM9TDMIARM9TDMI ARM9E-SARM9E-S Made wi th OpenOffi ce.org 27 ARM11 Pipeline Made wi th OpenOffi ce.org 28 Cortex R4 Pipeline Made wi th OpenOffi ce.org 29 Programming Model 3737 (32-bit)(32-bit) registers,registers, 1616 visiblevisible (R0-R15),(R0-R15), otherother bankedbanked forfor exceptionexception processingprocessing SpecialSpecial registersregisters R13 - Stack Pointer (SP) R14 – Link Register (LR) R15 – Program Counter (PC) CPSR (current program status register) SPSR (saved program status register) AccessAccess toto registersregisters dependsdepends onon processorprocessor operationoperation modemode (banked(banked registers)registers) Made wi th OpenOffi ce.org 30 Registers and Operation Mode System & User FIQ IRQ SVC Undef Abort r0 r1 User r2 mode r3 r4 r0-r7, User User User User r15, r5 mode mode mode mode cpsr r6 r0-r12, r0-r12, r0-r12, r0-r12, r7 r15, r15, r15, r15, r8 r8 cpsr cpsr cpsr cpsr r9 r9 r10 r10 r11 r11 r12 r12 r13 (sp) r13 (sp) r13 (sp) r13 (sp) r13 (sp) r13 (sp) r14 (lr) r14 (lr) r14 (lr) r14 (lr) r14 (lr) r14 (lr) r15 (pc) cpsr spsr spsr spsr spsr spsr Made wi th OpenOffi ce.org 31 Status Register Condition code flags I&F - Interrupt masks N = Negative I = 1: IRQ not allowed Z = Zero F = 1: FIQ not allowed C = Carry T – Instruction Set V = Overflow Only xT J bit T = 0: ARM ISA Only 5TEJ T = 1: Thumb ISA J = 1: Jazelle ISA M4-0 - Operation Mode Made wi th OpenOffi ce.org 32 Operating Modes
Load more

Recommended publications
  • ARM Architecture
    ARM Architecture Comppgzuter Organization and Assembly ygg Languages Yung-Yu Chuang with slides by Peng-Sheng Chen, Ville Pietikainen ARM history • 1983 developed by Acorn computers – To replace 6502 in BBC computers – 4-man VLSI design team – Its simp lic ity comes from the inexper ience team – Match the needs for generalized SoC for reasonable power, performance and die size – The first commercial RISC implemenation • 1990 ARM (Advanced RISC Mac hine ), owned by Acorn, Apple and VLSI ARM Ltd Design and license ARM core design but not fabricate Why ARM? • One of the most licensed and thus widespread processor cores in the world – Used in PDA, cell phones, multimedia players, handheld game console, digital TV and cameras – ARM7: GBA, iPod – ARM9: NDS, PSP, Sony Ericsson, BenQ – ARM11: Apple iPhone, Nokia N93, N800 – 90% of 32-bit embedded RISC processors till 2009 • Used especially in portable devices due to its low power consumption and reasonable performance ARM powered products ARM processors • A simple but powerful design • A whlhole filfamily of didesigns shiharing siilimilar didesign principles and a common instruction set Naming ARM •ARMxyzTDMIEJFS – x: series – y: MMU – z: cache – T: Thumb – D: debugger – M: Multiplier – I: EmbeddedICE (built-in debugger hardware) – E: Enhanced instruction – J: Jazell e (JVM) – F: Floating-point – S: SthiiblSynthesizible version (source code version for EDA tools) Popular ARM architectures •ARM7TDMI – 3 pipe line stages (ft(fetc h/deco de /execu te ) – High code density/low power consumption – One of the most used ARM-version (for low-end systems) – All ARM cores after ARM7TDMI include TDMI even if they do not include TDMI in their labels • ARM9TDMI – Compatible with ARM7 – 5 stages (fe tc h/deco de /execu te /memory /wr ite ) – Separate instruction and data cache •ARM11 ARM family comparison year 1995 1997 1999 2003 ARM is a RISC • RISC: simple but powerful instructions that execute within a single cycle at high clock speed.
    [Show full text]
  • OMAP 3 Family of Multimedia Applications
    OMAP™ 3 family of multimedia applications processors Revolutionizing entertainment and productivity Key features in wireless handheld commumications • Combines mobile entertainment and high-performance productivity applications. Product Bulletin • Integrates the advanced Superscalar ARM Cortex-A8 RISC core, enabling up to The OMAP™ 3 family of multimedia applications processors from Texas Instruments (TI) 3x gain in performance versus ARM11. introduces a new level of performance that enables laptop-like productivity and advanced • Designed in 45-nm (OMAP36x platform) entertainment in multimedia-enabled handsets. OMAP 3 devices support all levels of and 65-nm (OMAP34x platform) CMOS handsets, from the entry-level multimedia-enabled handsets to high-end Mobile Internet process technologies for less power Devices (MIDs). consumption and increased device performance. Entry-level Mid-level High-end • Includes integrated IVA hardware multimedia-enabled multimedia-enabled multimedia-enabled accelerators to enable multi-standard encode handsets handsets handsets decode up to HD resolution. OMAP3410 OMAP3420 OMAP3430/3440 • Available integrated image signal OMAP3610 OMAP3620 OMAP3630/3640 processor (ISP) enables faster, higher quality image capture, lower system cost TI’s OMAP 3 family of applications processors These devices can operate at a higher and lower power consumption. • Provides seamless connectivity to hard integrate the ARM Cortex-A8 superscalar frequency than previous-generation OMAP diskdrive (HDD) devices for mass storage. microprocessor
    [Show full text]
  • SEGGER — the Embedded Experts It Simply Works!
    SEGGER — The Embedded Experts It simply works! Buyout licensing for Embedded Studio No license server, no hardware dongle Monheim, Germany – November 26 th, 2018 It only takes two minutes to install: With unlimited evaluaton and the freedom to use the sofware at no cost for non-commercial purposes, SEGGER has always made it easy to use Embedded Studio. In additon to this and by popular demand from developers in larger corporatons, SEGGER introduces a buyout licensing opton that makes things even easier. The new buyout opton allows usage by an unlimited number of users, without copy protecton, making it very easy to install and use the sofware anywhere: In the ofce, on the road, at customer's site or at home. No license server, no hardware dongle. Developers can fully concentrate on what they do and like best and what they are paid for: Develop sofware rather than deal with copy protecton issues. Being available for Windows, macOS and Linux, it reduces the dependencies on any third party. It is the perfect choice for mid-size to large corporatons with strict licensing policies. In additon to that, Embedded Studio's source code is available. "We are seeing more and more companies adoptng Embedded Studio as their Development Environment of choice throughout their entre organizaton. Listening to our customers, we found that this new opton helps to make Embedded Studio even more atractve. Easier is beter", says Rolf Segger, Founder of SEGGER. Get more informaton on the new SEGGER Embedded Studio at: www.segger.com/embedded-studio.html ### About Embedded Studio SEGGER — The Embedded Experts It simply works! Embedded Studio is a leading Integrated Development Environment (IDE) made by and for embedded sofware developers.
    [Show full text]
  • The Cortex-M Series: Hardware and Software
    The Cortex-M Chapter Series: Hardware 2 and Software Introduction In this chapter the real-time DSP platform of primary focus for the course, the Cortex M4, will be introduced and explained. in terms of hardware, software, and development environments. Beginning topics include: • ARM Architectures and Processors – What is ARM Architecture – ARM Processor Families – ARM Cortex-M Series – Cortex-M4 Processor – ARM Processor vs. ARM Architectures • ARM Cortex-M4 Processor – Cortex-M4 Processor Overview – Cortex-M4 Block Diagram – Cortex-M4 Registers ECE 5655/4655 Real-Time DSP 2–1 Chapter 2 • The Cortex-M Series: Hardware and Software What is ARM Architecture • ARM architecture is a family of RISC-based processor archi- tectures – Well-known for its power efficiency; – Hence widely used in mobile devices, such as smart phones and tablets – Designed and licensed to a wide eco-system by ARM • ARM Holdings – The company designs ARM-based processors; – Does not manufacture, but licenses designs to semiconduc- tor partners who add their own Intellectual Property (IP) on top of ARM’s IP, fabricate and sell to customers; – Also offer other IP apart from processors, such as physical IPs, interconnect IPs, graphics cores, and development tools 2–2 ECE 5655/4655 Real-Time DSP ARM Processor Families ARM Processor Families • Cortex-A series (Application) Cortex-A57 Cortex-A53 – High performance processors Cortex-A15 Cortex-A9 Cortex-A Cortex-A8 capable of full Operating Sys- Cortex-A7 Cortex-A5 tem (OS) support; Cortex-R7 Cortex-R5 Cortex-R – Applications include smart- Cortex-R4 Cortex-M4 New!: Cortex-M7, Cortex-M33 phones, digital TV, smart Cortex-M3 Cortex-M1 Cortex-M Cortex-M0+ books, home gateways etc.
    [Show full text]
  • ARM Roadmap Spring 2017
    ARM Roadmap Spring 2017 Robert Boys [email protected] Version 9.0 Agenda . Roadmap . Architectures ARM1™ die . Issues . What is NEW ! . big.LITTLE™ . 64 Bit . Cortex®-A15 . 64 BIT . DynamIQ 3 © ARM 2017 In the Beginning… . 1985 32 years ago in a barn.... 12 engineers . Cash from Apple and VLSI . IP from Acorn Computers . Proof of concept . No patents, no independent customers, product not ready for mass market. A barn, some energy, experience and belief: “We’re going to be the Global Standard” 4 © ARM 2017 The Cortex Processor Roadmap in 2008 Application Real-time Microcontroller Cortex-A9 Cortex-A8 ARM11 Cortex-R4F ARM9 Cortex-R4 ARM7TDMI ARM7 Cortex-M3 SC300 Cortex-M1 5 © ARM 2017 5 Cortex-A73 ARM 2017 Processor Roadmap Cortex-A35 Cortex-A32 Cortex-A72 Cortex-A57 ARM 7, 9, 11 Cortex-A17 Application Cortex-A53 Cortex-A15 Real-time Not to scale to Not Cortex-A9 (Dual) Microcontroller Cortex-A9 (MPCore) Cortex-A8 Cortex-A7 ARM11(MP) Cortex-A5 MMU ARM926EJ-S Cortex-R52 No MMU Cortex-R8 200+ MHz Cortex-R7 ARM9 Cortex-R5 Cortex-R4 Cortex-M7 200+ MHz Cortex-M33 ARM7TDM 72 – 150 + MHz Cortex-M4 Cortex-M3 ARM7I SC300 Cortex-M23 DesignStart™ Cortex-M1 SC000 Cortex-M0+ Cortex-M0 6 © ARM 2017 6 Versions, cores and architectures ? Family Architecture Cores ARM7TDMI ARMv4T ARM7TDMI(S) ARM9 ARM9E ARMv5TE ARM926EJ-S, ARM966E-S ARM11 ARMv6 (T2) ARM1136(F), 1156T2(F)-S, 1176JZ(F), ARM11 MPCore™ Cortex-A ARMv7-A Cortex-A5, A7, A8, A9, A12, A15, A17 Cortex-R ARMv7-R Cortex-R4(F), Cortex-R5, R7, R8 … Cortex-M ARMv7-M Cortex-M3, M4, M7 (M7 is ARMv7-ME) ARMv6-M Cortex-M1, M0, M0+ NEW ! ARMv8-A 64 Bit: Cortex-A35/A53/57/A72 Cortex-A73 Cortex-A32 NEW ! ARMv8-R 32 Bit: Cortex-R52 NEW ! ARMv8-M 32 Bit: Cortex-M23 & M33 TrustZone® 7 © ARM 2017 What is New ? DynamIQ ! .
    [Show full text]
  • ARM / Cortex Jtagjet™ - Trace In-Circuit Debuggers
    JTAGjet™ - ARM / Cortex JTAGjet™ - Trace In-Circuit Debuggers JTAGjet is a small, palm-sized In-Circuit Debugger for the JTAG boundary scan ports. It is equipped with USB 2.0 port that runs at 480Mb/sec. JTAGjet-Trace has the same features as JTAGjet but contains the ARM ETM real-time trace buffer. Complete ARM Core Support JTAGjet supports all ARM7, ARM9, ARM11, MPcore, Cortex-M/R/A and JTAGjet-Trace Features XScale based devices from all manufacturers. JTAGjet can be upgraded Up to 400Msamples/sec trace acquisition (400MHz CPU speed) to support the Texas Instruments TSM320C6000, C5000, C2000, VC33, Supports ARM cores equipped with Embedded Trace Macrocell OMAP, OMAP2, OMAP3, DaVinci and Sitara devices. (ETM) logic that allows PC and variable tracing in real-time. Embedded Linux Support Auto adjusting timing eliminates problems with data and clock skew JTAGjet with Chameleon debugger allows debugging of embedded Linux Available with up to 18 MBytes of trace buffer boot codes, kernels, kernel drivers as well as other RTOS based 56-bit time stamp with CPU cycle accuracy down to 5ns applications. Easy access to all ETM modes, triggers and trace filtering Multi-Core Debugging Small form factor - fits in the palm of your hand Quiet operation – no fans, no external heat sinks One of the unique JTAGjet features is that it may be used concurrently Only one connection to target – both JTAG and trace are taken with other debuggers (like TI Code Composer Studio or eSOL eBinder), from the 38-pin ETM Mictor, or 20-pin Cortex SWD header. offering a complete multi-core debug environment.
    [Show full text]
  • J-Flash User Guide of the Stand-Alone Flash Programming Software
    J-Flash User guide of the stand-alone flash programming software Document: UM08003 Software Version: 7.50 Date: July 1, 2021 A product of SEGGER Microcontroller GmbH www.segger.com 2 Disclaimer Specifications written in this document are believed to be accurate, but are not guaranteed to be entirely free of error. The information in this manual is subject to change for functional or performance improvements without notice. Please make sure your manual is the latest edition. While the information herein is assumed to be accurate, SEGGER Microcontroller GmbH (SEG- GER) assumes no responsibility for any errors or omissions. SEGGER makes and you receive no warranties or conditions, express, implied, statutory or in any communication with you. SEGGER specifically disclaims any implied warranty of merchantability or fitness for a particular purpose. Copyright notice You may not extract portions of this manual or modify the PDF file in any way without the prior written permission of SEGGER. The software described in this document is furnished under a license and may only be used or copied in accordance with the terms of such a license. © 2004-2018 SEGGER Microcontroller GmbH, Monheim am Rhein / Germany Trademarks Names mentioned in this manual may be trademarks of their respective companies. Brand and product names are trademarks or registered trademarks of their respective holders. Contact address SEGGER Microcontroller GmbH Ecolab-Allee 5 D-40789 Monheim am Rhein Germany Tel. +49-2173-99312-0 Fax. +49-2173-99312-28 E-mail: [email protected] Internet: www.segger.com J-Flash User Guide (UM08003) © 2004-2018 SEGGER Microcontroller GmbH 3 Manual versions This manual describes the current software version.
    [Show full text]
  • Embos ARM Supports Kernel Monitoring Via J-Link and DCC
    SEGGER Microcontroller For immediate Release embOS ARM supports kernel monitoring via J-Link and DCC Hilden, Germany – October 20, 2008 - SEGGER Microcontroller, a leading manufacturer of middleware, debug probes and flash programming solutions for embedded systems, today announced the availability of embOS ARM version 3.62a. This latest version supports kernel monitoring via J-Link ARM and DCC for all ARM7, ARM9, ARM11 and XScale targets. The kernel viewer application embOSView is a stand-alone application which comes with embOS without additional cost. It is also included in the trial version available for download. The full functionality of embOSView is available via DCC, including real time monitoring of all relevant OS objects, stack usage and execution time of individual tasks as well as graphical display of CPU times for all or selected tasks in the system. About embOS® embOS is a priority-controlled multitasking system, designed to be used as an embedded operating system for the development of real-time applications for all popular CPUs. embOS is a high-performance real time OS that has been optimized for minimum memory consumption in both RAM and ROM, as well as high speed and versatility. Nested interrupts are supported, causing zero additional interrupt latency. embOS comes with embOSView, a run-time task-level profiling tool. embOS is provided as full source code and comes with a simple licensing model without royalties. The user manual with full product specifications and a trial version are available at: SEGGER Microcontroller http://www.segger.com/embos.html About SEGGER SEGGER Microcontroller develops and distributes hardware and software development tools as well as software components.
    [Show full text]
  • 130 Demystifying Arm Trustzone: a Comprehensive Survey
    Demystifying Arm TrustZone: A Comprehensive Survey SANDRO PINTO, Centro Algoritmi, Universidade do Minho NUNO SANTOS, INESC-ID, Instituto Superior Técnico, Universidade de Lisboa The world is undergoing an unprecedented technological transformation, evolving into a state where ubiq- uitous Internet-enabled “things” will be able to generate and share large amounts of security- and privacy- sensitive data. To cope with the security threats that are thus foreseeable, system designers can find in Arm TrustZone hardware technology a most valuable resource. TrustZone is a System-on-Chip and CPU system- wide security solution, available on today’s Arm application processors and present in the new generation Arm microcontrollers, which are expected to dominate the market of smart “things.” Although this technol- ogy has remained relatively underground since its inception in 2004, over the past years, numerous initiatives have significantly advanced the state of the art involving Arm TrustZone. Motivated by this revival ofinter- est, this paper presents an in-depth study of TrustZone technology. We provide a comprehensive survey of relevant work from academia and industry, presenting existing systems into two main areas, namely, Trusted Execution Environments and hardware-assisted virtualization. Furthermore, we analyze the most relevant weaknesses of existing systems and propose new research directions within the realm of tiniest devices and the Internet of Things, which we believe to have potential to yield high-impact contributions in the future. CCS Concepts: • Computer systems organization → Embedded and cyber-physical systems;•Secu- rity and privacy → Systems security; Security in hardware; Software and application security; Additional Key Words and Phrases: TrustZone, security, virtualization, TEE, survey, Arm ACM Reference format: Sandro Pinto and Nuno Santos.
    [Show full text]
  • FRDM-KW41Z User's Guide
    NXP Semiconductors Document Number: FRDMKW41ZUG User’s Guide Rev. 1 , 08/2018 FRDM-KW41Z Freedom Development Board User’s Guide Contents 1. Introduction This user’s guide describes the hardware for the FRDM- KW41Z Freedom development board. The FRDM- 1. Introduction ....................................................................... 1 2. Overview and Description ................................................. 2 KW41Z Freedom development board is a small, low- 2.1 Overview ................................................................. 2 power, and cost-effective evaluation and development 2.2 Feature description .................................................. 3 board for application prototyping and demonstration of 2.3 Serial and Debug Adapter ........................................ 5 3. Functional description ....................................................... 6 the KW41Z/31Z/21Z (KW41Z) family of devices. These 3.1 RF circuit ................................................................. 6 evaluation boards offer easy-to-use mass-storage-device 3.2 Clocks ...................................................................... 6 mode flash programmer, a virtual serial port, and 3.3 Power management.................................................. 7 3.4 Serial flash memory (SPI interface) ....................... 10 standard programming and run-control capabilities. 3.5 Accelerometer and magnetometer combo sensor... 11 3.6 Thermistor ............................................................. 12 The KW41Z is an ultra-low-power,
    [Show full text]
  • ARM Architecture
    ARM history • 1983 developed by Acorn computers – To replace 6502 in BBC computers – 4-man VLSI design team – Its simp lic ity comes from the inexper ience team ARM Architecture – Match the needs for generalized SoC for reasonable power, performance and die size – The first commercial RISC implemenation Comppgzuter Organization and Assembl yggy Languages • 1990 ARM (Advanced RISC Mac hine ), owned by Yung-Yu Chuang Acorn, Apple and VLSI with slides by Peng-Sheng Chen, Ville Pietikainen ARM Ltd Why ARM? Design and license ARM core design but not fabricate • One of the most licensed and thus widespread processor cores in the world – Used in PDA, cell phones, multimedia players, handheld game console, digital TV and cameras – ARM7: GBA, iPod – ARM9: NDS, PSP, Sony Ericsson, BenQ – ARM11: Apple iPhone, Nokia N93, N800 – 90% of 32-bit embedded RISC processors till 2009 • Used especially in portable devices due to its low power consumption and reasonable performance ARM powered products ARM processors • A simple but powerful design • A whlhole filfamily of didesigns shiharing siilimilar didesign principles and a common instruction set Naming ARM Popular ARM architectures •ARMxyzTDMIEJFS •ARM7TDMI – x: series – 3 pipe line stages (ft(fetc h/deco de /execu te ) – y: MMU – High code density/low power consumption – z: cache – One of the most used ARM-version (for low-end – T: Thumb systems) – D: debugger – All ARM cores after ARM7TDMI include TDMI even if – M: Multiplier they do not include TDMI in their labels – I: EmbeddedICE (built-in debugger hardware) • ARM9TDMI – E: Enhanced instruction – Compatible with ARM7 – J: Jaze lle (JVM) – 5 stages (fe tc h/deco de /execu te /memory /wr ite ) – F: Floating-point – Separate instruction and data cache – S: SthiiblSynthesizible version (source code version for EDA •ARM11 tools) ARM family comparison ARM is a RISC • RISC: simple but powerful instructions that year 1995 1997 1999 2003 execute within a single cycle at high clock speed.
    [Show full text]
  • ARM Architecture
    TheARM Architecture Thomas DeMeo Thomas Becker Agenda • What is ARM? • ARM History • ARM Design Objectives • ARM Architectures What is the ARM Architecture? • Advanced RISC Machines • ARM is a 32-bit RISC ISA • Most popular 32-bit ISA on the market • Found in nearly every kind of consumer electronic: o 90% of all embedded 32-bit RISC processors o 98% of all cell phones o Hard drives, routers, phones, tablets, handheld video game consoles, calculators, and more • Recently introduced 64-bit architecture and ISA, labelled 'AArch64' or 'A64' A Bit of History... • A company named Acorn Computers had released the BBC Micro in 1981 • The Micro used the 6502 • Became very popular in the British educational system • Soon dominated by the IBM PC Acorn's next steps • Acorn was focused on meeting the needs of the business community, and this meant they needed more power. • After trying all of the 16 and 32-bit processors on the market they found none to be satisfactory for their purposes. The data bandwidth was not sufficiently greater than the current 8-bit 6502. • They decided to go solo. Acorn's next steps • So Acorn decided to make their own. • Inspired by the Berkeley RISC Project, which was the basis of the SPARC processor, Acorn figured that if some graduate students could build a 32-bit processor, so could they. • In 1983, the Acorn RISC Machine project had been established. Acorn's next steps • The 32-bit world • Reputable R&D department A Bit of History ARM first reached silicon in 1985, and worked just as intended.
    [Show full text]